1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94

#[doc = "Register `DEACHINT` reader"]
pub struct R(crate::R<DEACHINT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DEACHINT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DEACHINT_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DEACHINT_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DEACHINT` writer"]
pub struct W(crate::W<DEACHINT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DEACHINT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DEACHINT_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DEACHINT_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `IEP1INT` reader - IN endpoint 1interrupt bit"]
pub type IEP1INT_R = crate::BitReader<bool>;
#[doc = "Field `IEP1INT` writer - IN endpoint 1interrupt bit"]
pub type IEP1INT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEACHINT_SPEC, bool, O>;
#[doc = "Field `OEP1INT` reader - OUT endpoint 1 interrupt bit"]
pub type OEP1INT_R = crate::BitReader<bool>;
#[doc = "Field `OEP1INT` writer - OUT endpoint 1 interrupt bit"]
pub type OEP1INT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEACHINT_SPEC, bool, O>;
impl R {
    #[doc = "Bit 1 - IN endpoint 1interrupt bit"]
    #[inline(always)]
    pub fn iep1int(&self) -> IEP1INT_R {
        IEP1INT_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 17 - OUT endpoint 1 interrupt bit"]
    #[inline(always)]
    pub fn oep1int(&self) -> OEP1INT_R {
        OEP1INT_R::new(((self.bits >> 17) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 1 - IN endpoint 1interrupt bit"]
    #[inline(always)]
    pub fn iep1int(&mut self) -> IEP1INT_W<1> {
        IEP1INT_W::new(self)
    }
    #[doc = "Bit 17 - OUT endpoint 1 interrupt bit"]
    #[inline(always)]
    pub fn oep1int(&mut self) -> OEP1INT_W<17> {
        OEP1INT_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "OTG_HS device each endpoint interrupt register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [deachint](index.html) module"]
pub struct DEACHINT_SPEC;
impl crate::RegisterSpec for DEACHINT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [deachint::R](R) reader structure"]
impl crate::Readable for DEACHINT_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [deachint::W](W) writer structure"]
impl crate::Writable for DEACHINT_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DEACHINT to value 0"]
impl crate::Resettable for DEACHINT_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}