1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122

#[doc = "Register `MTLQICSR` reader"]
pub struct R(crate::R<MTLQICSR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MTLQICSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MTLQICSR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MTLQICSR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `MTLQICSR` writer"]
pub struct W(crate::W<MTLQICSR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MTLQICSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MTLQICSR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MTLQICSR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TXUNFIS` reader - Transmit Queue Underflow Interrupt Status"]
pub type TXUNFIS_R = crate::BitReader<bool>;
#[doc = "Field `TXUNFIS` writer - Transmit Queue Underflow Interrupt Status"]
pub type TXUNFIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, MTLQICSR_SPEC, bool, O>;
#[doc = "Field `TXUIE` reader - Transmit Queue Underflow Interrupt Enable"]
pub type TXUIE_R = crate::BitReader<bool>;
#[doc = "Field `TXUIE` writer - Transmit Queue Underflow Interrupt Enable"]
pub type TXUIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MTLQICSR_SPEC, bool, O>;
#[doc = "Field `RXOVFIS` reader - Receive Queue Overflow Interrupt Status"]
pub type RXOVFIS_R = crate::BitReader<bool>;
#[doc = "Field `RXOVFIS` writer - Receive Queue Overflow Interrupt Status"]
pub type RXOVFIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, MTLQICSR_SPEC, bool, O>;
#[doc = "Field `RXOIE` reader - Receive Queue Overflow Interrupt Enable"]
pub type RXOIE_R = crate::BitReader<bool>;
#[doc = "Field `RXOIE` writer - Receive Queue Overflow Interrupt Enable"]
pub type RXOIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MTLQICSR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - Transmit Queue Underflow Interrupt Status"]
    #[inline(always)]
    pub fn txunfis(&self) -> TXUNFIS_R {
        TXUNFIS_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 8 - Transmit Queue Underflow Interrupt Enable"]
    #[inline(always)]
    pub fn txuie(&self) -> TXUIE_R {
        TXUIE_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 16 - Receive Queue Overflow Interrupt Status"]
    #[inline(always)]
    pub fn rxovfis(&self) -> RXOVFIS_R {
        RXOVFIS_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 24 - Receive Queue Overflow Interrupt Enable"]
    #[inline(always)]
    pub fn rxoie(&self) -> RXOIE_R {
        RXOIE_R::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Transmit Queue Underflow Interrupt Status"]
    #[inline(always)]
    pub fn txunfis(&mut self) -> TXUNFIS_W<0> {
        TXUNFIS_W::new(self)
    }
    #[doc = "Bit 8 - Transmit Queue Underflow Interrupt Enable"]
    #[inline(always)]
    pub fn txuie(&mut self) -> TXUIE_W<8> {
        TXUIE_W::new(self)
    }
    #[doc = "Bit 16 - Receive Queue Overflow Interrupt Status"]
    #[inline(always)]
    pub fn rxovfis(&mut self) -> RXOVFIS_W<16> {
        RXOVFIS_W::new(self)
    }
    #[doc = "Bit 24 - Receive Queue Overflow Interrupt Enable"]
    #[inline(always)]
    pub fn rxoie(&mut self) -> RXOIE_W<24> {
        RXOIE_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Queue interrupt control status Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mtlqicsr](index.html) module"]
pub struct MTLQICSR_SPEC;
impl crate::RegisterSpec for MTLQICSR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [mtlqicsr::R](R) reader structure"]
impl crate::Readable for MTLQICSR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [mtlqicsr::W](W) writer structure"]
impl crate::Writable for MTLQICSR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets MTLQICSR to value 0"]
impl crate::Resettable for MTLQICSR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}