1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 8144usize],
    #[doc = "0x1fd0 - AXI interconnect - peripheral ID4 register"]
    pub periph_id_4: PERIPH_ID_4,
    _reserved1: [u8; 12usize],
    #[doc = "0x1fe0 - AXI interconnect - peripheral ID0 register"]
    pub periph_id_0: PERIPH_ID_0,
    #[doc = "0x1fe4 - AXI interconnect - peripheral ID1 register"]
    pub periph_id_1: PERIPH_ID_1,
    #[doc = "0x1fe8 - AXI interconnect - peripheral ID2 register"]
    pub periph_id_2: PERIPH_ID_2,
    #[doc = "0x1fec - AXI interconnect - peripheral ID3 register"]
    pub periph_id_3: PERIPH_ID_3,
    #[doc = "0x1ff0 - AXI interconnect - component ID0 register"]
    pub comp_id_0: COMP_ID_0,
    #[doc = "0x1ff4 - AXI interconnect - component ID1 register"]
    pub comp_id_1: COMP_ID_1,
    #[doc = "0x1ff8 - AXI interconnect - component ID2 register"]
    pub comp_id_2: COMP_ID_2,
    #[doc = "0x1ffc - AXI interconnect - component ID3 register"]
    pub comp_id_3: COMP_ID_3,
    _reserved9: [u8; 8usize],
    #[doc = "0x2008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ1_fn_mod_iss_bm: TARG1_FN_MOD_ISS_BM,
    _reserved10: [u8; 24usize],
    #[doc = "0x2024 - AXI interconnect - TARG x bus matrix functionality 2 register"]
    pub targ1_fn_mod2: TARG1_FN_MOD2,
    _reserved11: [u8; 4usize],
    #[doc = "0x202c - AXI interconnect - TARG x long burst functionality modification"]
    pub targ1_fn_mod_lb: TARG1_FN_MOD_LB,
    _reserved12: [u8; 216usize],
    #[doc = "0x2108 - AXI interconnect - TARG x long burst functionality modification"]
    pub targ1_fn_mod: TARG1_FN_MOD,
    _reserved13: [u8; 3836usize],
    #[doc = "0x3008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ2_fn_mod_iss_bm: TARG2_FN_MOD_ISS_BM,
    _reserved14: [u8; 24usize],
    #[doc = "0x3024 - AXI interconnect - TARG x bus matrix functionality 2 register"]
    pub targ2_fn_mod2: TARG2_FN_MOD2,
    _reserved15: [u8; 4usize],
    #[doc = "0x302c - AXI interconnect - TARG x long burst functionality modification"]
    pub targ2_fn_mod_lb: TARG2_FN_MOD_LB,
    _reserved16: [u8; 216usize],
    #[doc = "0x3108 - AXI interconnect - TARG x long burst functionality modification"]
    pub targ2_fn_mod: TARG2_FN_MOD,
    _reserved17: [u8; 3836usize],
    #[doc = "0x4008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ3_fn_mod_iss_bm: TARG3_FN_MOD_ISS_BM,
    _reserved18: [u8; 4092usize],
    #[doc = "0x5008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ4_fn_mod_iss_bm: TARG4_FN_MOD_ISS_BM,
    _reserved19: [u8; 4092usize],
    #[doc = "0x6008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ5_fn_mod_iss_bm: TARG5_FN_MOD_ISS_BM,
    _reserved20: [u8; 4092usize],
    #[doc = "0x7008 - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ6_fn_mod_iss_bm: TARG6_FN_MOD_ISS_BM,
    _reserved21: [u8; 4096usize],
    #[doc = "0x800c - AXI interconnect - TARG x bus matrix issuing functionality register"]
    pub targ7_fn_mod_iss_bm: TARG7_FN_MOD_ISS_BM,
    _reserved22: [u8; 20usize],
    #[doc = "0x8024 - AXI interconnect - TARG x bus matrix functionality 2 register"]
    pub targ7_fn_mod2: TARG7_FN_MOD2,
    _reserved23: [u8; 224usize],
    #[doc = "0x8108 - AXI interconnect - TARG x long burst functionality modification"]
    pub targ7_fn_mod: TARG7_FN_MOD,
    _reserved24: [u8; 237336usize],
    #[doc = "0x42024 - AXI interconnect - INI x functionality modification 2 register"]
    pub ini1_fn_mod2: INI1_FN_MOD2,
    #[doc = "0x42028 - AXI interconnect - INI x AHB functionality modification register"]
    pub ini1_fn_mod_ahb: INI1_FN_MOD_AHB,
    _reserved26: [u8; 212usize],
    #[doc = "0x42100 - AXI interconnect - INI x read QoS register"]
    pub ini1_read_qos: INI1_READ_QOS,
    #[doc = "0x42104 - AXI interconnect - INI x write QoS register"]
    pub ini1_write_qos: INI1_WRITE_QOS,
    #[doc = "0x42108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini1_fn_mod: INI1_FN_MOD,
    _reserved29: [u8; 4084usize],
    #[doc = "0x43100 - AXI interconnect - INI x read QoS register"]
    pub ini2_read_qos: INI2_READ_QOS,
    #[doc = "0x43104 - AXI interconnect - INI x write QoS register"]
    pub ini2_write_qos: INI2_WRITE_QOS,
    #[doc = "0x43108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini2_fn_mod: INI2_FN_MOD,
    _reserved32: [u8; 3864usize],
    #[doc = "0x44024 - AXI interconnect - INI x functionality modification 2 register"]
    pub ini3_fn_mod2: INI3_FN_MOD2,
    #[doc = "0x44028 - AXI interconnect - INI x AHB functionality modification register"]
    pub ini3_fn_mod_ahb: INI3_FN_MOD_AHB,
    _reserved34: [u8; 212usize],
    #[doc = "0x44100 - AXI interconnect - INI x read QoS register"]
    pub ini3_read_qos: INI3_READ_QOS,
    #[doc = "0x44104 - AXI interconnect - INI x write QoS register"]
    pub ini3_write_qos: INI3_WRITE_QOS,
    #[doc = "0x44108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini3_fn_mod: INI3_FN_MOD,
    _reserved37: [u8; 4084usize],
    #[doc = "0x45100 - AXI interconnect - INI x read QoS register"]
    pub ini4_read_qos: INI4_READ_QOS,
    #[doc = "0x45104 - AXI interconnect - INI x write QoS register"]
    pub ini4_write_qos: INI4_WRITE_QOS,
    #[doc = "0x45108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini4_fn_mod: INI4_FN_MOD,
    _reserved40: [u8; 4084usize],
    #[doc = "0x46100 - AXI interconnect - INI x read QoS register"]
    pub ini5_read_qos: INI5_READ_QOS,
    #[doc = "0x46104 - AXI interconnect - INI x write QoS register"]
    pub ini5_write_qos: INI5_WRITE_QOS,
    #[doc = "0x46108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini5_fn_mod: INI5_FN_MOD,
    _reserved43: [u8; 4084usize],
    #[doc = "0x47100 - AXI interconnect - INI x read QoS register"]
    pub ini6_read_qos: INI6_READ_QOS,
    #[doc = "0x47104 - AXI interconnect - INI x write QoS register"]
    pub ini6_write_qos: INI6_WRITE_QOS,
    #[doc = "0x47108 - AXI interconnect - INI x issuing functionality modification register"]
    pub ini6_fn_mod: INI6_FN_MOD,
}
#[doc = "AXI interconnect - peripheral ID4 register"]
pub struct PERIPH_ID_4 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - peripheral ID4 register"]
pub mod periph_id_4;
#[doc = "AXI interconnect - peripheral ID0 register"]
pub struct PERIPH_ID_0 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - peripheral ID0 register"]
pub mod periph_id_0;
#[doc = "AXI interconnect - peripheral ID1 register"]
pub struct PERIPH_ID_1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - peripheral ID1 register"]
pub mod periph_id_1;
#[doc = "AXI interconnect - peripheral ID2 register"]
pub struct PERIPH_ID_2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - peripheral ID2 register"]
pub mod periph_id_2;
#[doc = "AXI interconnect - peripheral ID3 register"]
pub struct PERIPH_ID_3 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - peripheral ID3 register"]
pub mod periph_id_3;
#[doc = "AXI interconnect - component ID0 register"]
pub struct COMP_ID_0 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - component ID0 register"]
pub mod comp_id_0;
#[doc = "AXI interconnect - component ID1 register"]
pub struct COMP_ID_1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - component ID1 register"]
pub mod comp_id_1;
#[doc = "AXI interconnect - component ID2 register"]
pub struct COMP_ID_2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - component ID2 register"]
pub mod comp_id_2;
#[doc = "AXI interconnect - component ID3 register"]
pub struct COMP_ID_3 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - component ID3 register"]
pub mod comp_id_3;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG1_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ1_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG2_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ2_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG3_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ3_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG4_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ4_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG5_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ5_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG6_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ6_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub struct TARG7_FN_MOD_ISS_BM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix issuing functionality register"]
pub mod targ7_fn_mod_iss_bm;
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub struct TARG1_FN_MOD2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub mod targ1_fn_mod2;
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub struct TARG2_FN_MOD2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub mod targ2_fn_mod2;
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub struct TARG7_FN_MOD2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x bus matrix functionality 2 register"]
pub mod targ7_fn_mod2;
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub struct TARG1_FN_MOD_LB {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub mod targ1_fn_mod_lb;
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub struct TARG2_FN_MOD_LB {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub mod targ2_fn_mod_lb;
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub struct TARG1_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub mod targ1_fn_mod;
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub struct TARG2_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub mod targ2_fn_mod;
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub struct TARG7_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - TARG x long burst functionality modification"]
pub mod targ7_fn_mod;
#[doc = "AXI interconnect - INI x functionality modification 2 register"]
pub struct INI1_FN_MOD2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x functionality modification 2 register"]
pub mod ini1_fn_mod2;
#[doc = "AXI interconnect - INI x functionality modification 2 register"]
pub struct INI3_FN_MOD2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x functionality modification 2 register"]
pub mod ini3_fn_mod2;
#[doc = "AXI interconnect - INI x AHB functionality modification register"]
pub struct INI1_FN_MOD_AHB {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x AHB functionality modification register"]
pub mod ini1_fn_mod_ahb;
#[doc = "AXI interconnect - INI x AHB functionality modification register"]
pub struct INI3_FN_MOD_AHB {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x AHB functionality modification register"]
pub mod ini3_fn_mod_ahb;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI1_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini1_read_qos;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI2_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini2_read_qos;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI3_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini3_read_qos;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI4_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini4_read_qos;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI5_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini5_read_qos;
#[doc = "AXI interconnect - INI x read QoS register"]
pub struct INI6_READ_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x read QoS register"]
pub mod ini6_read_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI1_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini1_write_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI2_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini2_write_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI3_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini3_write_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI4_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini4_write_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI5_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini5_write_qos;
#[doc = "AXI interconnect - INI x write QoS register"]
pub struct INI6_WRITE_QOS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x write QoS register"]
pub mod ini6_write_qos;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI1_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini1_fn_mod;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI2_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini2_fn_mod;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI3_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini3_fn_mod;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI4_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini4_fn_mod;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI5_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini5_fn_mod;
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub struct INI6_FN_MOD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "AXI interconnect - INI x issuing functionality modification register"]
pub mod ini6_fn_mod;