1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

#[doc = "stream x configuration register"]
pub struct CR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x configuration register"]
pub mod cr;
#[doc = "stream x number of data register"]
pub struct NDTR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x number of data register"]
pub mod ndtr;
#[doc = "stream x peripheral address register"]
pub struct PAR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x peripheral address register"]
pub mod par;
#[doc = "stream x memory 0 address register"]
pub struct M0AR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x memory 0 address register"]
pub mod m0ar;
#[doc = "stream x memory 1 address register"]
pub struct M1AR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x memory 1 address register"]
pub mod m1ar;
#[doc = "stream x FIFO control register"]
pub struct FCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "stream x FIFO control register"]
pub mod fcr;