1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - DAC control register"]
    pub cr: CR,
    #[doc = "0x04 - DAC software trigger register"]
    pub swtrgr: SWTRGR,
    #[doc = "0x08 - DAC channel1 12-bit right-aligned data holding register"]
    pub dhr12r1: DHR12R1,
    #[doc = "0x0c - DAC channel1 12-bit left aligned data holding register"]
    pub dhr12l1: DHR12L1,
    #[doc = "0x10 - DAC channel1 8-bit right aligned data holding register"]
    pub dhr8r1: DHR8R1,
    #[doc = "0x14 - DAC channel2 12-bit right aligned data holding register"]
    pub dhr12r2: DHR12R2,
    #[doc = "0x18 - DAC channel2 12-bit left aligned data holding register"]
    pub dhr12l2: DHR12L2,
    #[doc = "0x1c - DAC channel2 8-bit right-aligned data holding register"]
    pub dhr8r2: DHR8R2,
    #[doc = "0x20 - Dual DAC 12-bit right-aligned data holding register"]
    pub dhr12rd: DHR12RD,
    #[doc = "0x24 - DUAL DAC 12-bit left aligned data holding register"]
    pub dhr12ld: DHR12LD,
    #[doc = "0x28 - DUAL DAC 8-bit right aligned data holding register"]
    pub dhr8rd: DHR8RD,
    #[doc = "0x2c - DAC channel1 data output register"]
    pub dor1: DOR1,
    #[doc = "0x30 - DAC channel2 data output register"]
    pub dor2: DOR2,
    #[doc = "0x34 - DAC status register"]
    pub sr: SR,
    #[doc = "0x38 - DAC calibration control register"]
    pub ccr: CCR,
    #[doc = "0x3c - DAC mode control register"]
    pub mcr: MCR,
    #[doc = "0x40 - DAC Sample and Hold sample time register 1"]
    pub shsr1: SHSR1,
    #[doc = "0x44 - DAC Sample and Hold sample time register 2"]
    pub shsr2: SHSR2,
    #[doc = "0x48 - DAC Sample and Hold hold time register"]
    pub shhr: SHHR,
    #[doc = "0x4c - DAC Sample and Hold refresh time register"]
    pub shrr: SHRR,
}
#[doc = "DAC control register"]
pub struct CR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC control register"]
pub mod cr;
#[doc = "DAC software trigger register"]
pub struct SWTRGR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC software trigger register"]
pub mod swtrgr;
#[doc = "DAC channel1 12-bit right-aligned data holding register"]
pub struct DHR12R1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel1 12-bit right-aligned data holding register"]
pub mod dhr12r1;
#[doc = "DAC channel1 12-bit left aligned data holding register"]
pub struct DHR12L1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel1 12-bit left aligned data holding register"]
pub mod dhr12l1;
#[doc = "DAC channel1 8-bit right aligned data holding register"]
pub struct DHR8R1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel1 8-bit right aligned data holding register"]
pub mod dhr8r1;
#[doc = "DAC channel2 12-bit right aligned data holding register"]
pub struct DHR12R2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel2 12-bit right aligned data holding register"]
pub mod dhr12r2;
#[doc = "DAC channel2 12-bit left aligned data holding register"]
pub struct DHR12L2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel2 12-bit left aligned data holding register"]
pub mod dhr12l2;
#[doc = "DAC channel2 8-bit right-aligned data holding register"]
pub struct DHR8R2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel2 8-bit right-aligned data holding register"]
pub mod dhr8r2;
#[doc = "Dual DAC 12-bit right-aligned data holding register"]
pub struct DHR12RD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "Dual DAC 12-bit right-aligned data holding register"]
pub mod dhr12rd;
#[doc = "DUAL DAC 12-bit left aligned data holding register"]
pub struct DHR12LD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DUAL DAC 12-bit left aligned data holding register"]
pub mod dhr12ld;
#[doc = "DUAL DAC 8-bit right aligned data holding register"]
pub struct DHR8RD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DUAL DAC 8-bit right aligned data holding register"]
pub mod dhr8rd;
#[doc = "DAC channel1 data output register"]
pub struct DOR1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel1 data output register"]
pub mod dor1;
#[doc = "DAC channel2 data output register"]
pub struct DOR2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC channel2 data output register"]
pub mod dor2;
#[doc = "DAC status register"]
pub struct SR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC status register"]
pub mod sr;
#[doc = "DAC calibration control register"]
pub struct CCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC calibration control register"]
pub mod ccr;
#[doc = "DAC mode control register"]
pub struct MCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC mode control register"]
pub mod mcr;
#[doc = "DAC Sample and Hold sample time register 1"]
pub struct SHSR1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC Sample and Hold sample time register 1"]
pub mod shsr1;
#[doc = "DAC Sample and Hold sample time register 2"]
pub struct SHSR2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC Sample and Hold sample time register 2"]
pub mod shsr2;
#[doc = "DAC Sample and Hold hold time register"]
pub struct SHHR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC Sample and Hold hold time register"]
pub mod shhr;
#[doc = "DAC Sample and Hold refresh time register"]
pub struct SHRR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "DAC Sample and Hold refresh time register"]
pub mod shrr;