1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - FDCAN Core Release Register"]
    pub crel: CREL,
    #[doc = "0x04 - FDCAN Core Release Register"]
    pub endn: ENDN,
    _reserved2: [u8; 4usize],
    #[doc = "0x0c - FDCAN Data Bit Timing and Prescaler Register"]
    pub dbtp: DBTP,
    #[doc = "0x10 - FDCAN Test Register"]
    pub test: TEST,
    #[doc = "0x14 - FDCAN RAM Watchdog Register"]
    pub rwd: RWD,
    #[doc = "0x18 - FDCAN CC Control Register"]
    pub cccr: CCCR,
    #[doc = "0x1c - FDCAN Nominal Bit Timing and Prescaler Register"]
    pub nbtp: NBTP,
    #[doc = "0x20 - FDCAN Timestamp Counter Configuration Register"]
    pub tscc: TSCC,
    #[doc = "0x24 - FDCAN Timestamp Counter Value Register"]
    pub tscv: TSCV,
    #[doc = "0x28 - FDCAN Timeout Counter Configuration Register"]
    pub tocc: TOCC,
    #[doc = "0x2c - FDCAN Timeout Counter Value Register"]
    pub tocv: TOCV,
    _reserved11: [u8; 16usize],
    #[doc = "0x40 - FDCAN Error Counter Register"]
    pub ecr: ECR,
    #[doc = "0x44 - FDCAN Protocol Status Register"]
    pub psr: PSR,
    #[doc = "0x48 - FDCAN Transmitter Delay Compensation Register"]
    pub tdcr: TDCR,
    _reserved14: [u8; 4usize],
    #[doc = "0x50 - FDCAN Interrupt Register"]
    pub ir: IR,
    #[doc = "0x54 - FDCAN Interrupt Enable Register"]
    pub ie: IE,
    #[doc = "0x58 - FDCAN Interrupt Line Select Register"]
    pub ils: ILS,
    #[doc = "0x5c - FDCAN Interrupt Line Enable Register"]
    pub ile: ILE,
    _reserved18: [u8; 32usize],
    #[doc = "0x80 - FDCAN Global Filter Configuration Register"]
    pub gfc: GFC,
    #[doc = "0x84 - FDCAN Standard ID Filter Configuration Register"]
    pub sidfc: SIDFC,
    #[doc = "0x88 - FDCAN Extended ID Filter Configuration Register"]
    pub xidfc: XIDFC,
    _reserved21: [u8; 4usize],
    #[doc = "0x90 - FDCAN Extended ID and Mask Register"]
    pub xidam: XIDAM,
    #[doc = "0x94 - FDCAN High Priority Message Status Register"]
    pub hpms: HPMS,
    #[doc = "0x98 - FDCAN New Data 1 Register"]
    pub ndat1: NDAT1,
    #[doc = "0x9c - FDCAN New Data 2 Register"]
    pub ndat2: NDAT2,
    #[doc = "0xa0 - FDCAN Rx FIFO 0 Configuration Register"]
    pub rxf0c: RXF0C,
    #[doc = "0xa4 - FDCAN Rx FIFO 0 Status Register"]
    pub rxf0s: RXF0S,
    #[doc = "0xa8 - CAN Rx FIFO 0 Acknowledge Register"]
    pub rxf0a: RXF0A,
    #[doc = "0xac - FDCAN Rx Buffer Configuration Register"]
    pub rxbc: RXBC,
    #[doc = "0xb0 - FDCAN Rx FIFO 1 Configuration Register"]
    pub rxf1c: RXF1C,
    #[doc = "0xb4 - FDCAN Rx FIFO 1 Status Register"]
    pub rxf1s: RXF1S,
    #[doc = "0xb8 - FDCAN Rx FIFO 1 Acknowledge Register"]
    pub rxf1a: RXF1A,
    #[doc = "0xbc - FDCAN Rx Buffer Element Size Configuration Register"]
    pub rxesc: RXESC,
    #[doc = "0xc0 - FDCAN Tx Buffer Configuration Register"]
    pub txbc: TXBC,
    #[doc = "0xc4 - FDCAN Tx FIFO/Queue Status Register"]
    pub txfqs: TXFQS,
    #[doc = "0xc8 - FDCAN Tx Buffer Element Size Configuration Register"]
    pub txesc: TXESC,
    #[doc = "0xcc - FDCAN Tx Buffer Request Pending Register"]
    pub txbrp: TXBRP,
    #[doc = "0xd0 - FDCAN Tx Buffer Add Request Register"]
    pub txbar: TXBAR,
    #[doc = "0xd4 - FDCAN Tx Buffer Cancellation Request Register"]
    pub txbcr: TXBCR,
    #[doc = "0xd8 - FDCAN Tx Buffer Transmission Occurred Register"]
    pub txbto: TXBTO,
    #[doc = "0xdc - FDCAN Tx Buffer Cancellation Finished Register"]
    pub txbcf: TXBCF,
    #[doc = "0xe0 - FDCAN Tx Buffer Transmission Interrupt Enable Register"]
    pub txbtie: TXBTIE,
    #[doc = "0xe4 - FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register"]
    pub txbcie: TXBCIE,
    _reserved43: [u8; 8usize],
    #[doc = "0xf0 - FDCAN Tx Event FIFO Configuration Register"]
    pub txefc: TXEFC,
    #[doc = "0xf4 - FDCAN Tx Event FIFO Status Register"]
    pub txefs: TXEFS,
    #[doc = "0xf8 - FDCAN Tx Event FIFO Acknowledge Register"]
    pub txefa: TXEFA,
    _reserved46: [u8; 4usize],
    #[doc = "0x100 - FDCAN TT Trigger Memory Configuration Register"]
    pub tttmc: TTTMC,
    #[doc = "0x104 - FDCAN TT Reference Message Configuration Register"]
    pub ttrmc: TTRMC,
    #[doc = "0x108 - FDCAN TT Operation Configuration Register"]
    pub ttocf: TTOCF,
    #[doc = "0x10c - FDCAN TT Matrix Limits Register"]
    pub ttmlm: TTMLM,
    #[doc = "0x110 - FDCAN TUR Configuration Register"]
    pub turcf: TURCF,
    #[doc = "0x114 - FDCAN TT Operation Control Register"]
    pub ttocn: TTOCN,
    #[doc = "0x118 - FDCAN TT Global Time Preset Register"]
    pub can_ttgtp: CAN_TTGTP,
    #[doc = "0x11c - FDCAN TT Time Mark Register"]
    pub tttmk: TTTMK,
    #[doc = "0x120 - FDCAN TT Interrupt Register"]
    pub ttir: TTIR,
    #[doc = "0x124 - FDCAN TT Interrupt Enable Register"]
    pub ttie: TTIE,
    #[doc = "0x128 - FDCAN TT Interrupt Line Select Register"]
    pub ttils: TTILS,
    #[doc = "0x12c - FDCAN TT Operation Status Register"]
    pub ttost: TTOST,
    #[doc = "0x130 - FDCAN TUR Numerator Actual Register"]
    pub turna: TURNA,
    #[doc = "0x134 - FDCAN TT Local and Global Time Register"]
    pub ttlgt: TTLGT,
    #[doc = "0x138 - FDCAN TT Cycle Time and Count Register"]
    pub ttctc: TTCTC,
    #[doc = "0x13c - FDCAN TT Capture Time Register"]
    pub ttcpt: TTCPT,
    #[doc = "0x140 - FDCAN TT Cycle Sync Mark Register"]
    pub ttcsm: TTCSM,
    _reserved63: [u8; 444usize],
    #[doc = "0x300 - FDCAN TT Trigger Select Register"]
    pub ttts: TTTS,
}
#[doc = "FDCAN Core Release Register"]
pub struct CREL {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Core Release Register"]
pub mod crel;
#[doc = "FDCAN Core Release Register"]
pub struct ENDN {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Core Release Register"]
pub mod endn;
#[doc = "FDCAN Data Bit Timing and Prescaler Register"]
pub struct DBTP {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Data Bit Timing and Prescaler Register"]
pub mod dbtp;
#[doc = "FDCAN Test Register"]
pub struct TEST {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Test Register"]
pub mod test;
#[doc = "FDCAN RAM Watchdog Register"]
pub struct RWD {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN RAM Watchdog Register"]
pub mod rwd;
#[doc = "FDCAN CC Control Register"]
pub struct CCCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN CC Control Register"]
pub mod cccr;
#[doc = "FDCAN Nominal Bit Timing and Prescaler Register"]
pub struct NBTP {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Nominal Bit Timing and Prescaler Register"]
pub mod nbtp;
#[doc = "FDCAN Timestamp Counter Configuration Register"]
pub struct TSCC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Timestamp Counter Configuration Register"]
pub mod tscc;
#[doc = "FDCAN Timestamp Counter Value Register"]
pub struct TSCV {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Timestamp Counter Value Register"]
pub mod tscv;
#[doc = "FDCAN Timeout Counter Configuration Register"]
pub struct TOCC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Timeout Counter Configuration Register"]
pub mod tocc;
#[doc = "FDCAN Timeout Counter Value Register"]
pub struct TOCV {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Timeout Counter Value Register"]
pub mod tocv;
#[doc = "FDCAN Error Counter Register"]
pub struct ECR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Error Counter Register"]
pub mod ecr;
#[doc = "FDCAN Protocol Status Register"]
pub struct PSR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Protocol Status Register"]
pub mod psr;
#[doc = "FDCAN Transmitter Delay Compensation Register"]
pub struct TDCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Transmitter Delay Compensation Register"]
pub mod tdcr;
#[doc = "FDCAN Interrupt Register"]
pub struct IR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Interrupt Register"]
pub mod ir;
#[doc = "FDCAN Interrupt Enable Register"]
pub struct IE {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Interrupt Enable Register"]
pub mod ie;
#[doc = "FDCAN Interrupt Line Select Register"]
pub struct ILS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Interrupt Line Select Register"]
pub mod ils;
#[doc = "FDCAN Interrupt Line Enable Register"]
pub struct ILE {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Interrupt Line Enable Register"]
pub mod ile;
#[doc = "FDCAN Global Filter Configuration Register"]
pub struct GFC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Global Filter Configuration Register"]
pub mod gfc;
#[doc = "FDCAN Standard ID Filter Configuration Register"]
pub struct SIDFC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Standard ID Filter Configuration Register"]
pub mod sidfc;
#[doc = "FDCAN Extended ID Filter Configuration Register"]
pub struct XIDFC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Extended ID Filter Configuration Register"]
pub mod xidfc;
#[doc = "FDCAN Extended ID and Mask Register"]
pub struct XIDAM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Extended ID and Mask Register"]
pub mod xidam;
#[doc = "FDCAN High Priority Message Status Register"]
pub struct HPMS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN High Priority Message Status Register"]
pub mod hpms;
#[doc = "FDCAN New Data 1 Register"]
pub struct NDAT1 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN New Data 1 Register"]
pub mod ndat1;
#[doc = "FDCAN New Data 2 Register"]
pub struct NDAT2 {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN New Data 2 Register"]
pub mod ndat2;
#[doc = "FDCAN Rx FIFO 0 Configuration Register"]
pub struct RXF0C {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx FIFO 0 Configuration Register"]
pub mod rxf0c;
#[doc = "FDCAN Rx FIFO 0 Status Register"]
pub struct RXF0S {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx FIFO 0 Status Register"]
pub mod rxf0s;
#[doc = "CAN Rx FIFO 0 Acknowledge Register"]
pub struct RXF0A {
    register: vcell::VolatileCell<u32>,
}
#[doc = "CAN Rx FIFO 0 Acknowledge Register"]
pub mod rxf0a;
#[doc = "FDCAN Rx Buffer Configuration Register"]
pub struct RXBC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx Buffer Configuration Register"]
pub mod rxbc;
#[doc = "FDCAN Rx FIFO 1 Configuration Register"]
pub struct RXF1C {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx FIFO 1 Configuration Register"]
pub mod rxf1c;
#[doc = "FDCAN Rx FIFO 1 Status Register"]
pub struct RXF1S {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx FIFO 1 Status Register"]
pub mod rxf1s;
#[doc = "FDCAN Rx FIFO 1 Acknowledge Register"]
pub struct RXF1A {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx FIFO 1 Acknowledge Register"]
pub mod rxf1a;
#[doc = "FDCAN Rx Buffer Element Size Configuration Register"]
pub struct RXESC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Rx Buffer Element Size Configuration Register"]
pub mod rxesc;
#[doc = "FDCAN Tx Buffer Configuration Register"]
pub struct TXBC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Configuration Register"]
pub mod txbc;
#[doc = "FDCAN Tx FIFO/Queue Status Register"]
pub struct TXFQS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx FIFO/Queue Status Register"]
pub mod txfqs;
#[doc = "FDCAN Tx Buffer Element Size Configuration Register"]
pub struct TXESC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Element Size Configuration Register"]
pub mod txesc;
#[doc = "FDCAN Tx Buffer Request Pending Register"]
pub struct TXBRP {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Request Pending Register"]
pub mod txbrp;
#[doc = "FDCAN Tx Buffer Add Request Register"]
pub struct TXBAR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Add Request Register"]
pub mod txbar;
#[doc = "FDCAN Tx Buffer Cancellation Request Register"]
pub struct TXBCR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Cancellation Request Register"]
pub mod txbcr;
#[doc = "FDCAN Tx Buffer Transmission Occurred Register"]
pub struct TXBTO {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Transmission Occurred Register"]
pub mod txbto;
#[doc = "FDCAN Tx Buffer Cancellation Finished Register"]
pub struct TXBCF {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Cancellation Finished Register"]
pub mod txbcf;
#[doc = "FDCAN Tx Buffer Transmission Interrupt Enable Register"]
pub struct TXBTIE {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Transmission Interrupt Enable Register"]
pub mod txbtie;
#[doc = "FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register"]
pub struct TXBCIE {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register"]
pub mod txbcie;
#[doc = "FDCAN Tx Event FIFO Configuration Register"]
pub struct TXEFC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Event FIFO Configuration Register"]
pub mod txefc;
#[doc = "FDCAN Tx Event FIFO Status Register"]
pub struct TXEFS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Event FIFO Status Register"]
pub mod txefs;
#[doc = "FDCAN Tx Event FIFO Acknowledge Register"]
pub struct TXEFA {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN Tx Event FIFO Acknowledge Register"]
pub mod txefa;
#[doc = "FDCAN TT Trigger Memory Configuration Register"]
pub struct TTTMC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Trigger Memory Configuration Register"]
pub mod tttmc;
#[doc = "FDCAN TT Reference Message Configuration Register"]
pub struct TTRMC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Reference Message Configuration Register"]
pub mod ttrmc;
#[doc = "FDCAN TT Operation Configuration Register"]
pub struct TTOCF {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Operation Configuration Register"]
pub mod ttocf;
#[doc = "FDCAN TT Matrix Limits Register"]
pub struct TTMLM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Matrix Limits Register"]
pub mod ttmlm;
#[doc = "FDCAN TUR Configuration Register"]
pub struct TURCF {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TUR Configuration Register"]
pub mod turcf;
#[doc = "FDCAN TT Operation Control Register"]
pub struct TTOCN {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Operation Control Register"]
pub mod ttocn;
#[doc = "FDCAN TT Global Time Preset Register"]
pub struct CAN_TTGTP {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Global Time Preset Register"]
pub mod can_ttgtp;
#[doc = "FDCAN TT Time Mark Register"]
pub struct TTTMK {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Time Mark Register"]
pub mod tttmk;
#[doc = "FDCAN TT Interrupt Register"]
pub struct TTIR {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Interrupt Register"]
pub mod ttir;
#[doc = "FDCAN TT Interrupt Enable Register"]
pub struct TTIE {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Interrupt Enable Register"]
pub mod ttie;
#[doc = "FDCAN TT Interrupt Line Select Register"]
pub struct TTILS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Interrupt Line Select Register"]
pub mod ttils;
#[doc = "FDCAN TT Operation Status Register"]
pub struct TTOST {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Operation Status Register"]
pub mod ttost;
#[doc = "FDCAN TUR Numerator Actual Register"]
pub struct TURNA {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TUR Numerator Actual Register"]
pub mod turna;
#[doc = "FDCAN TT Local and Global Time Register"]
pub struct TTLGT {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Local and Global Time Register"]
pub mod ttlgt;
#[doc = "FDCAN TT Cycle Time and Count Register"]
pub struct TTCTC {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Cycle Time and Count Register"]
pub mod ttctc;
#[doc = "FDCAN TT Capture Time Register"]
pub struct TTCPT {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Capture Time Register"]
pub mod ttcpt;
#[doc = "FDCAN TT Cycle Sync Mark Register"]
pub struct TTCSM {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Cycle Sync Mark Register"]
pub mod ttcsm;
#[doc = "FDCAN TT Trigger Select Register"]
pub struct TTTS {
    register: vcell::VolatileCell<u32>,
}
#[doc = "FDCAN TT Trigger Select Register"]
pub mod ttts;