1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313
#[doc = "Reader of register C1_APB1HENR"] pub type R = crate::R<u32, super::C1_APB1HENR>; #[doc = "Writer for register C1_APB1HENR"] pub type W = crate::W<u32, super::C1_APB1HENR>; #[doc = "Register C1_APB1HENR `reset()`'s with value 0"] impl crate::ResetValue for super::C1_APB1HENR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Clock Recovery System peripheral clock enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CRSEN_A { #[doc = "0: The selected clock is disabled"] DISABLED = 0, #[doc = "1: The selected clock is enabled"] ENABLED = 1, } impl From<CRSEN_A> for bool { #[inline(always)] fn from(variant: CRSEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `CRSEN`"] pub type CRSEN_R = crate::R<bool, CRSEN_A>; impl CRSEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CRSEN_A { match self.bits { false => CRSEN_A::DISABLED, true => CRSEN_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == CRSEN_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == CRSEN_A::ENABLED } } #[doc = "Write proxy for field `CRSEN`"] pub struct CRSEN_W<'a> { w: &'a mut W, } impl<'a> CRSEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CRSEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CRSEN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CRSEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "SWPMI Peripheral Clocks Enable"] pub type SWPEN_A = CRSEN_A; #[doc = "Reader of field `SWPEN`"] pub type SWPEN_R = crate::R<bool, CRSEN_A>; #[doc = "Write proxy for field `SWPEN`"] pub struct SWPEN_W<'a> { w: &'a mut W, } impl<'a> SWPEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SWPEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CRSEN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CRSEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "OPAMP peripheral clock enable"] pub type OPAMPEN_A = CRSEN_A; #[doc = "Reader of field `OPAMPEN`"] pub type OPAMPEN_R = crate::R<bool, CRSEN_A>; #[doc = "Write proxy for field `OPAMPEN`"] pub struct OPAMPEN_W<'a> { w: &'a mut W, } impl<'a> OPAMPEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OPAMPEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CRSEN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CRSEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "MDIOS peripheral clock enable"] pub type MDIOSEN_A = CRSEN_A; #[doc = "Reader of field `MDIOSEN`"] pub type MDIOSEN_R = crate::R<bool, CRSEN_A>; #[doc = "Write proxy for field `MDIOSEN`"] pub struct MDIOSEN_W<'a> { w: &'a mut W, } impl<'a> MDIOSEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MDIOSEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CRSEN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CRSEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "FDCAN Peripheral Clocks Enable"] pub type FDCANEN_A = CRSEN_A; #[doc = "Reader of field `FDCANEN`"] pub type FDCANEN_R = crate::R<bool, CRSEN_A>; #[doc = "Write proxy for field `FDCANEN`"] pub struct FDCANEN_W<'a> { w: &'a mut W, } impl<'a> FDCANEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: FDCANEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CRSEN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CRSEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } impl R { #[doc = "Bit 1 - Clock Recovery System peripheral clock enable"] #[inline(always)] pub fn crsen(&self) -> CRSEN_R { CRSEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - SWPMI Peripheral Clocks Enable"] #[inline(always)] pub fn swpen(&self) -> SWPEN_R { SWPEN_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 4 - OPAMP peripheral clock enable"] #[inline(always)] pub fn opampen(&self) -> OPAMPEN_R { OPAMPEN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - MDIOS peripheral clock enable"] #[inline(always)] pub fn mdiosen(&self) -> MDIOSEN_R { MDIOSEN_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 8 - FDCAN Peripheral Clocks Enable"] #[inline(always)] pub fn fdcanen(&self) -> FDCANEN_R { FDCANEN_R::new(((self.bits >> 8) & 0x01) != 0) } } impl W { #[doc = "Bit 1 - Clock Recovery System peripheral clock enable"] #[inline(always)] pub fn crsen(&mut self) -> CRSEN_W { CRSEN_W { w: self } } #[doc = "Bit 2 - SWPMI Peripheral Clocks Enable"] #[inline(always)] pub fn swpen(&mut self) -> SWPEN_W { SWPEN_W { w: self } } #[doc = "Bit 4 - OPAMP peripheral clock enable"] #[inline(always)] pub fn opampen(&mut self) -> OPAMPEN_W { OPAMPEN_W { w: self } } #[doc = "Bit 5 - MDIOS peripheral clock enable"] #[inline(always)] pub fn mdiosen(&mut self) -> MDIOSEN_W { MDIOSEN_W { w: self } } #[doc = "Bit 8 - FDCAN Peripheral Clocks Enable"] #[inline(always)] pub fn fdcanen(&mut self) -> FDCANEN_W { FDCANEN_W { w: self } } }