1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334
#[doc = "Reader of register CCR"] pub type R = crate::R<u32, super::CCR>; #[doc = "Writer for register CCR"] pub type W = crate::W<u32, super::CCR>; #[doc = "Register CCR `reset()`'s with value 0"] impl crate::ResetValue for super::CCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `INSTRUCTION`"] pub type INSTRUCTION_R = crate::R<u8, u8>; #[doc = "Write proxy for field `INSTRUCTION`"] pub struct INSTRUCTION_W<'a> { w: &'a mut W, } impl<'a> INSTRUCTION_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0xff) | ((value as u32) & 0xff); self.w } } #[doc = "Reader of field `IMODE`"] pub type IMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `IMODE`"] pub struct IMODE_W<'a> { w: &'a mut W, } impl<'a> IMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8); self.w } } #[doc = "Reader of field `ADMODE`"] pub type ADMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ADMODE`"] pub struct ADMODE_W<'a> { w: &'a mut W, } impl<'a> ADMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10); self.w } } #[doc = "Reader of field `ADSIZE`"] pub type ADSIZE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ADSIZE`"] pub struct ADSIZE_W<'a> { w: &'a mut W, } impl<'a> ADSIZE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12); self.w } } #[doc = "Reader of field `ABMODE`"] pub type ABMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ABMODE`"] pub struct ABMODE_W<'a> { w: &'a mut W, } impl<'a> ABMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 14)) | (((value as u32) & 0x03) << 14); self.w } } #[doc = "Reader of field `ABSIZE`"] pub type ABSIZE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ABSIZE`"] pub struct ABSIZE_W<'a> { w: &'a mut W, } impl<'a> ABSIZE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16); self.w } } #[doc = "Reader of field `DCYC`"] pub type DCYC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DCYC`"] pub struct DCYC_W<'a> { w: &'a mut W, } impl<'a> DCYC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 18)) | (((value as u32) & 0x1f) << 18); self.w } } #[doc = "Reader of field `DMODE`"] pub type DMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DMODE`"] pub struct DMODE_W<'a> { w: &'a mut W, } impl<'a> DMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } #[doc = "Reader of field `FMODE`"] pub type FMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `FMODE`"] pub struct FMODE_W<'a> { w: &'a mut W, } impl<'a> FMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 26)) | (((value as u32) & 0x03) << 26); self.w } } #[doc = "Reader of field `SIOO`"] pub type SIOO_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SIOO`"] pub struct SIOO_W<'a> { w: &'a mut W, } impl<'a> SIOO_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } #[doc = "Reader of field `DHHC`"] pub type DHHC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DHHC`"] pub struct DHHC_W<'a> { w: &'a mut W, } impl<'a> DHHC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 30)) | (((value as u32) & 0x01) << 30); self.w } } #[doc = "Reader of field `DDRM`"] pub type DDRM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DDRM`"] pub struct DDRM_W<'a> { w: &'a mut W, } impl<'a> DDRM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bits 0:7 - Instruction Instruction to be send to the external SPI device. This field can be written only when BUSY = 0."] #[inline(always)] pub fn instruction(&self) -> INSTRUCTION_R { INSTRUCTION_R::new((self.bits & 0xff) as u8) } #[doc = "Bits 8:9 - Instruction mode This field defines the instruction phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn imode(&self) -> IMODE_R { IMODE_R::new(((self.bits >> 8) & 0x03) as u8) } #[doc = "Bits 10:11 - Address mode This field defines the address phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn admode(&self) -> ADMODE_R { ADMODE_R::new(((self.bits >> 10) & 0x03) as u8) } #[doc = "Bits 12:13 - Address size This bit defines address size: This field can be written only when BUSY = 0."] #[inline(always)] pub fn adsize(&self) -> ADSIZE_R { ADSIZE_R::new(((self.bits >> 12) & 0x03) as u8) } #[doc = "Bits 14:15 - Alternate bytes mode This field defines the alternate-bytes phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn abmode(&self) -> ABMODE_R { ABMODE_R::new(((self.bits >> 14) & 0x03) as u8) } #[doc = "Bits 16:17 - Alternate bytes size This bit defines alternate bytes size: This field can be written only when BUSY = 0."] #[inline(always)] pub fn absize(&self) -> ABSIZE_R { ABSIZE_R::new(((self.bits >> 16) & 0x03) as u8) } #[doc = "Bits 18:22 - Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DDR modes, it specifies a number of CLK cycles (0-31). This field can be written only when BUSY = 0."] #[inline(always)] pub fn dcyc(&self) -> DCYC_R { DCYC_R::new(((self.bits >> 18) & 0x1f) as u8) } #[doc = "Bits 24:25 - Data mode This field defines the data phases mode of operation: This field also determines the dummy phase mode of operation. This field can be written only when BUSY = 0."] #[inline(always)] pub fn dmode(&self) -> DMODE_R { DMODE_R::new(((self.bits >> 24) & 0x03) as u8) } #[doc = "Bits 26:27 - Functional mode This field defines the QUADSPI functional mode of operation. If DMAEN = 1 already, then the DMA controller for the corresponding channel must be disabled before changing the FMODE value. This field can be written only when BUSY = 0."] #[inline(always)] pub fn fmode(&self) -> FMODE_R { FMODE_R::new(((self.bits >> 26) & 0x03) as u8) } #[doc = "Bit 28 - Send instruction only once mode See Section15.3.11: Sending the instruction only once on page13. This bit has no effect when IMODE = 00. This field can be written only when BUSY = 0."] #[inline(always)] pub fn sioo(&self) -> SIOO_R { SIOO_R::new(((self.bits >> 28) & 0x01) != 0) } #[doc = "Bit 30 - DDR hold Delay the data output by 1/4 of the QUADSPI output clock cycle in DDR mode: This feature is only active in DDR mode. This field can be written only when BUSY = 0."] #[inline(always)] pub fn dhhc(&self) -> DHHC_R { DHHC_R::new(((self.bits >> 30) & 0x01) != 0) } #[doc = "Bit 31 - Double data rate mode This bit sets the DDR mode for the address, alternate byte and data phase: This field can be written only when BUSY = 0."] #[inline(always)] pub fn ddrm(&self) -> DDRM_R { DDRM_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bits 0:7 - Instruction Instruction to be send to the external SPI device. This field can be written only when BUSY = 0."] #[inline(always)] pub fn instruction(&mut self) -> INSTRUCTION_W { INSTRUCTION_W { w: self } } #[doc = "Bits 8:9 - Instruction mode This field defines the instruction phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn imode(&mut self) -> IMODE_W { IMODE_W { w: self } } #[doc = "Bits 10:11 - Address mode This field defines the address phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn admode(&mut self) -> ADMODE_W { ADMODE_W { w: self } } #[doc = "Bits 12:13 - Address size This bit defines address size: This field can be written only when BUSY = 0."] #[inline(always)] pub fn adsize(&mut self) -> ADSIZE_W { ADSIZE_W { w: self } } #[doc = "Bits 14:15 - Alternate bytes mode This field defines the alternate-bytes phase mode of operation: This field can be written only when BUSY = 0."] #[inline(always)] pub fn abmode(&mut self) -> ABMODE_W { ABMODE_W { w: self } } #[doc = "Bits 16:17 - Alternate bytes size This bit defines alternate bytes size: This field can be written only when BUSY = 0."] #[inline(always)] pub fn absize(&mut self) -> ABSIZE_W { ABSIZE_W { w: self } } #[doc = "Bits 18:22 - Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DDR modes, it specifies a number of CLK cycles (0-31). This field can be written only when BUSY = 0."] #[inline(always)] pub fn dcyc(&mut self) -> DCYC_W { DCYC_W { w: self } } #[doc = "Bits 24:25 - Data mode This field defines the data phases mode of operation: This field also determines the dummy phase mode of operation. This field can be written only when BUSY = 0."] #[inline(always)] pub fn dmode(&mut self) -> DMODE_W { DMODE_W { w: self } } #[doc = "Bits 26:27 - Functional mode This field defines the QUADSPI functional mode of operation. If DMAEN = 1 already, then the DMA controller for the corresponding channel must be disabled before changing the FMODE value. This field can be written only when BUSY = 0."] #[inline(always)] pub fn fmode(&mut self) -> FMODE_W { FMODE_W { w: self } } #[doc = "Bit 28 - Send instruction only once mode See Section15.3.11: Sending the instruction only once on page13. This bit has no effect when IMODE = 00. This field can be written only when BUSY = 0."] #[inline(always)] pub fn sioo(&mut self) -> SIOO_W { SIOO_W { w: self } } #[doc = "Bit 30 - DDR hold Delay the data output by 1/4 of the QUADSPI output clock cycle in DDR mode: This feature is only active in DDR mode. This field can be written only when BUSY = 0."] #[inline(always)] pub fn dhhc(&mut self) -> DHHC_W { DHHC_W { w: self } } #[doc = "Bit 31 - Double data rate mode This bit sets the DDR mode for the address, alternate byte and data phase: This field can be written only when BUSY = 0."] #[inline(always)] pub fn ddrm(&mut self) -> DDRM_W { DDRM_W { w: self } } }