1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428
#[doc = "Reader of register OPTSR_PRG_"] pub type R = crate::R<u32, super::OPTSR_PRG_>; #[doc = "Writer for register OPTSR_PRG_"] pub type W = crate::W<u32, super::OPTSR_PRG_>; #[doc = "Register OPTSR_PRG_ `reset()`'s with value 0"] impl crate::ResetValue for super::OPTSR_PRG_ { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `BOR_LEV`"] pub type BOR_LEV_R = crate::R<u8, u8>; #[doc = "Write proxy for field `BOR_LEV`"] pub struct BOR_LEV_W<'a> { w: &'a mut W, } impl<'a> BOR_LEV_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2); self.w } } #[doc = "Reader of field `IWDG1_HW`"] pub type IWDG1_HW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IWDG1_HW`"] pub struct IWDG1_HW_W<'a> { w: &'a mut W, } impl<'a> IWDG1_HW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `nRST_STOP_D1`"] pub type NRST_STOP_D1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `nRST_STOP_D1`"] pub struct NRST_STOP_D1_W<'a> { w: &'a mut W, } impl<'a> NRST_STOP_D1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `nRST_STBY_D1`"] pub type NRST_STBY_D1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `nRST_STBY_D1`"] pub struct NRST_STBY_D1_W<'a> { w: &'a mut W, } impl<'a> NRST_STBY_D1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `RDP`"] pub type RDP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RDP`"] pub struct RDP_W<'a> { w: &'a mut W, } impl<'a> RDP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `FZ_IWDG_STOP`"] pub type FZ_IWDG_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FZ_IWDG_STOP`"] pub struct FZ_IWDG_STOP_W<'a> { w: &'a mut W, } impl<'a> FZ_IWDG_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `FZ_IWDG_SDBY`"] pub type FZ_IWDG_SDBY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FZ_IWDG_SDBY`"] pub struct FZ_IWDG_SDBY_W<'a> { w: &'a mut W, } impl<'a> FZ_IWDG_SDBY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `ST_RAM_SIZE`"] pub type ST_RAM_SIZE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ST_RAM_SIZE`"] pub struct ST_RAM_SIZE_W<'a> { w: &'a mut W, } impl<'a> ST_RAM_SIZE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 19)) | (((value as u32) & 0x03) << 19); self.w } } #[doc = "Reader of field `SECURITY`"] pub type SECURITY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SECURITY`"] pub struct SECURITY_W<'a> { w: &'a mut W, } impl<'a> SECURITY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `RSS1`"] pub type RSS1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RSS1`"] pub struct RSS1_W<'a> { w: &'a mut W, } impl<'a> RSS1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `RSS2`"] pub type RSS2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RSS2`"] pub struct RSS2_W<'a> { w: &'a mut W, } impl<'a> RSS2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 27)) | (((value as u32) & 0x01) << 27); self.w } } #[doc = "Reader of field `IO_HSLV`"] pub type IO_HSLV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IO_HSLV`"] pub struct IO_HSLV_W<'a> { w: &'a mut W, } impl<'a> IO_HSLV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } #[doc = "Reader of field `SWAP_BANK_OPT`"] pub type SWAP_BANK_OPT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SWAP_BANK_OPT`"] pub struct SWAP_BANK_OPT_W<'a> { w: &'a mut W, } impl<'a> SWAP_BANK_OPT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bits 2:3 - BOR reset level option configuration bits"] #[inline(always)] pub fn bor_lev(&self) -> BOR_LEV_R { BOR_LEV_R::new(((self.bits >> 2) & 0x03) as u8) } #[doc = "Bit 4 - IWDG1 option configuration bit"] #[inline(always)] pub fn iwdg1_hw(&self) -> IWDG1_HW_R { IWDG1_HW_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 6 - Option byte erase after D1 DStop option configuration bit"] #[inline(always)] pub fn n_rst_stop_d1(&self) -> NRST_STOP_D1_R { NRST_STOP_D1_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Option byte erase after D1 DStandby option configuration bit"] #[inline(always)] pub fn n_rst_stby_d1(&self) -> NRST_STBY_D1_R { NRST_STBY_D1_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bits 8:15 - Readout protection level option configuration byte"] #[inline(always)] pub fn rdp(&self) -> RDP_R { RDP_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bit 17 - IWDG Stop mode freeze option configuration bit"] #[inline(always)] pub fn fz_iwdg_stop(&self) -> FZ_IWDG_STOP_R { FZ_IWDG_STOP_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - IWDG Standby mode freeze option configuration bit"] #[inline(always)] pub fn fz_iwdg_sdby(&self) -> FZ_IWDG_SDBY_R { FZ_IWDG_SDBY_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bits 19:20 - DTCM size select option configuration bits"] #[inline(always)] pub fn st_ram_size(&self) -> ST_RAM_SIZE_R { ST_RAM_SIZE_R::new(((self.bits >> 19) & 0x03) as u8) } #[doc = "Bit 21 - Security option configuration bit"] #[inline(always)] pub fn security(&self) -> SECURITY_R { SECURITY_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 26 - User option configuration bit 1"] #[inline(always)] pub fn rss1(&self) -> RSS1_R { RSS1_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 27 - User option configuration bit 2"] #[inline(always)] pub fn rss2(&self) -> RSS2_R { RSS2_R::new(((self.bits >> 27) & 0x01) != 0) } #[doc = "Bit 29 - I/O high-speed at low-voltage (PRODUCT_BELOW_25V)"] #[inline(always)] pub fn io_hslv(&self) -> IO_HSLV_R { IO_HSLV_R::new(((self.bits >> 29) & 0x01) != 0) } #[doc = "Bit 31 - Bank swapping option configuration bit"] #[inline(always)] pub fn swap_bank_opt(&self) -> SWAP_BANK_OPT_R { SWAP_BANK_OPT_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bits 2:3 - BOR reset level option configuration bits"] #[inline(always)] pub fn bor_lev(&mut self) -> BOR_LEV_W { BOR_LEV_W { w: self } } #[doc = "Bit 4 - IWDG1 option configuration bit"] #[inline(always)] pub fn iwdg1_hw(&mut self) -> IWDG1_HW_W { IWDG1_HW_W { w: self } } #[doc = "Bit 6 - Option byte erase after D1 DStop option configuration bit"] #[inline(always)] pub fn n_rst_stop_d1(&mut self) -> NRST_STOP_D1_W { NRST_STOP_D1_W { w: self } } #[doc = "Bit 7 - Option byte erase after D1 DStandby option configuration bit"] #[inline(always)] pub fn n_rst_stby_d1(&mut self) -> NRST_STBY_D1_W { NRST_STBY_D1_W { w: self } } #[doc = "Bits 8:15 - Readout protection level option configuration byte"] #[inline(always)] pub fn rdp(&mut self) -> RDP_W { RDP_W { w: self } } #[doc = "Bit 17 - IWDG Stop mode freeze option configuration bit"] #[inline(always)] pub fn fz_iwdg_stop(&mut self) -> FZ_IWDG_STOP_W { FZ_IWDG_STOP_W { w: self } } #[doc = "Bit 18 - IWDG Standby mode freeze option configuration bit"] #[inline(always)] pub fn fz_iwdg_sdby(&mut self) -> FZ_IWDG_SDBY_W { FZ_IWDG_SDBY_W { w: self } } #[doc = "Bits 19:20 - DTCM size select option configuration bits"] #[inline(always)] pub fn st_ram_size(&mut self) -> ST_RAM_SIZE_W { ST_RAM_SIZE_W { w: self } } #[doc = "Bit 21 - Security option configuration bit"] #[inline(always)] pub fn security(&mut self) -> SECURITY_W { SECURITY_W { w: self } } #[doc = "Bit 26 - User option configuration bit 1"] #[inline(always)] pub fn rss1(&mut self) -> RSS1_W { RSS1_W { w: self } } #[doc = "Bit 27 - User option configuration bit 2"] #[inline(always)] pub fn rss2(&mut self) -> RSS2_W { RSS2_W { w: self } } #[doc = "Bit 29 - I/O high-speed at low-voltage (PRODUCT_BELOW_25V)"] #[inline(always)] pub fn io_hslv(&mut self) -> IO_HSLV_W { IO_HSLV_W { w: self } } #[doc = "Bit 31 - Bank swapping option configuration bit"] #[inline(always)] pub fn swap_bank_opt(&mut self) -> SWAP_BANK_OPT_W { SWAP_BANK_OPT_W { w: self } } }