1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467
#[doc = "Reader of register RGCR%s"] pub type R = crate::R<u32, super::RGCR>; #[doc = "Writer for register RGCR%s"] pub type W = crate::W<u32, super::RGCR>; #[doc = "Register RGCR%s `reset()`'s with value 0"] impl crate::ResetValue for super::RGCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "DMA request trigger input selected\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum SIG_ID_A { #[doc = "0: Signal `dmamux1_evt0` selected as trigger input"] DMAMUX1_EVT0 = 0, #[doc = "1: Signal `dmamux1_evt1` selected as trigger input"] DMAMUX1_EVT1 = 1, #[doc = "2: Signal `dmamux1_evt2` selected as trigger input"] DMAMUX1_EVT2 = 2, #[doc = "3: Signal `lptim1_out` selected as trigger input"] LPTIM1_OUT = 3, #[doc = "4: Signal `lptim2_out` selected as trigger input"] LPTIM2_OUT = 4, #[doc = "5: Signal `lptim3_out` selected as trigger input"] LPTIM3_OUT = 5, #[doc = "6: Signal `extit0` selected as trigger input"] EXTIT0 = 6, #[doc = "7: Signal `tim12_trgo` selected as trigger input"] TIM12_TRGO = 7, } impl From<SIG_ID_A> for u8 { #[inline(always)] fn from(variant: SIG_ID_A) -> Self { variant as _ } } #[doc = "Reader of field `SIG_ID`"] pub type SIG_ID_R = crate::R<u8, SIG_ID_A>; impl SIG_ID_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, SIG_ID_A> { use crate::Variant::*; match self.bits { 0 => Val(SIG_ID_A::DMAMUX1_EVT0), 1 => Val(SIG_ID_A::DMAMUX1_EVT1), 2 => Val(SIG_ID_A::DMAMUX1_EVT2), 3 => Val(SIG_ID_A::LPTIM1_OUT), 4 => Val(SIG_ID_A::LPTIM2_OUT), 5 => Val(SIG_ID_A::LPTIM3_OUT), 6 => Val(SIG_ID_A::EXTIT0), 7 => Val(SIG_ID_A::TIM12_TRGO), i => Res(i), } } #[doc = "Checks if the value of the field is `DMAMUX1_EVT0`"] #[inline(always)] pub fn is_dmamux1_evt0(&self) -> bool { *self == SIG_ID_A::DMAMUX1_EVT0 } #[doc = "Checks if the value of the field is `DMAMUX1_EVT1`"] #[inline(always)] pub fn is_dmamux1_evt1(&self) -> bool { *self == SIG_ID_A::DMAMUX1_EVT1 } #[doc = "Checks if the value of the field is `DMAMUX1_EVT2`"] #[inline(always)] pub fn is_dmamux1_evt2(&self) -> bool { *self == SIG_ID_A::DMAMUX1_EVT2 } #[doc = "Checks if the value of the field is `LPTIM1_OUT`"] #[inline(always)] pub fn is_lptim1_out(&self) -> bool { *self == SIG_ID_A::LPTIM1_OUT } #[doc = "Checks if the value of the field is `LPTIM2_OUT`"] #[inline(always)] pub fn is_lptim2_out(&self) -> bool { *self == SIG_ID_A::LPTIM2_OUT } #[doc = "Checks if the value of the field is `LPTIM3_OUT`"] #[inline(always)] pub fn is_lptim3_out(&self) -> bool { *self == SIG_ID_A::LPTIM3_OUT } #[doc = "Checks if the value of the field is `EXTIT0`"] #[inline(always)] pub fn is_extit0(&self) -> bool { *self == SIG_ID_A::EXTIT0 } #[doc = "Checks if the value of the field is `TIM12_TRGO`"] #[inline(always)] pub fn is_tim12_trgo(&self) -> bool { *self == SIG_ID_A::TIM12_TRGO } } #[doc = "Write proxy for field `SIG_ID`"] pub struct SIG_ID_W<'a> { w: &'a mut W, } impl<'a> SIG_ID_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SIG_ID_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Signal `dmamux1_evt0` selected as trigger input"] #[inline(always)] pub fn dmamux1_evt0(self) -> &'a mut W { self.variant(SIG_ID_A::DMAMUX1_EVT0) } #[doc = "Signal `dmamux1_evt1` selected as trigger input"] #[inline(always)] pub fn dmamux1_evt1(self) -> &'a mut W { self.variant(SIG_ID_A::DMAMUX1_EVT1) } #[doc = "Signal `dmamux1_evt2` selected as trigger input"] #[inline(always)] pub fn dmamux1_evt2(self) -> &'a mut W { self.variant(SIG_ID_A::DMAMUX1_EVT2) } #[doc = "Signal `lptim1_out` selected as trigger input"] #[inline(always)] pub fn lptim1_out(self) -> &'a mut W { self.variant(SIG_ID_A::LPTIM1_OUT) } #[doc = "Signal `lptim2_out` selected as trigger input"] #[inline(always)] pub fn lptim2_out(self) -> &'a mut W { self.variant(SIG_ID_A::LPTIM2_OUT) } #[doc = "Signal `lptim3_out` selected as trigger input"] #[inline(always)] pub fn lptim3_out(self) -> &'a mut W { self.variant(SIG_ID_A::LPTIM3_OUT) } #[doc = "Signal `extit0` selected as trigger input"] #[inline(always)] pub fn extit0(self) -> &'a mut W { self.variant(SIG_ID_A::EXTIT0) } #[doc = "Signal `tim12_trgo` selected as trigger input"] #[inline(always)] pub fn tim12_trgo(self) -> &'a mut W { self.variant(SIG_ID_A::TIM12_TRGO) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } #[doc = "Interrupt enable at trigger event overrun\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum OIE_A { #[doc = "0: Trigger overrun interrupt disabled"] DISABLED = 0, #[doc = "1: Trigger overrun interrupt enabled"] ENABLED = 1, } impl From<OIE_A> for bool { #[inline(always)] fn from(variant: OIE_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `OIE`"] pub type OIE_R = crate::R<bool, OIE_A>; impl OIE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> OIE_A { match self.bits { false => OIE_A::DISABLED, true => OIE_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == OIE_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == OIE_A::ENABLED } } #[doc = "Write proxy for field `OIE`"] pub struct OIE_W<'a> { w: &'a mut W, } impl<'a> OIE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OIE_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Trigger overrun interrupt disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(OIE_A::DISABLED) } #[doc = "Trigger overrun interrupt enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(OIE_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "DMA request generator channel enable/disable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum GE_A { #[doc = "0: DMA request generation disabled"] DISABLED = 0, #[doc = "1: DMA request enabled"] ENABLED = 1, } impl From<GE_A> for bool { #[inline(always)] fn from(variant: GE_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `GE`"] pub type GE_R = crate::R<bool, GE_A>; impl GE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> GE_A { match self.bits { false => GE_A::DISABLED, true => GE_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == GE_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == GE_A::ENABLED } } #[doc = "Write proxy for field `GE`"] pub struct GE_W<'a> { w: &'a mut W, } impl<'a> GE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GE_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "DMA request generation disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(GE_A::DISABLED) } #[doc = "DMA request enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(GE_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum GPOL_A { #[doc = "0: No event, i.e. no detection nor generation"] NOEDGE = 0, #[doc = "1: Rising edge"] RISINGEDGE = 1, #[doc = "2: Falling edge"] FALLINGEDGE = 2, #[doc = "3: Rising and falling edges"] BOTHEDGES = 3, } impl From<GPOL_A> for u8 { #[inline(always)] fn from(variant: GPOL_A) -> Self { variant as _ } } #[doc = "Reader of field `GPOL`"] pub type GPOL_R = crate::R<u8, GPOL_A>; impl GPOL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> GPOL_A { match self.bits { 0 => GPOL_A::NOEDGE, 1 => GPOL_A::RISINGEDGE, 2 => GPOL_A::FALLINGEDGE, 3 => GPOL_A::BOTHEDGES, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `NOEDGE`"] #[inline(always)] pub fn is_no_edge(&self) -> bool { *self == GPOL_A::NOEDGE } #[doc = "Checks if the value of the field is `RISINGEDGE`"] #[inline(always)] pub fn is_rising_edge(&self) -> bool { *self == GPOL_A::RISINGEDGE } #[doc = "Checks if the value of the field is `FALLINGEDGE`"] #[inline(always)] pub fn is_falling_edge(&self) -> bool { *self == GPOL_A::FALLINGEDGE } #[doc = "Checks if the value of the field is `BOTHEDGES`"] #[inline(always)] pub fn is_both_edges(&self) -> bool { *self == GPOL_A::BOTHEDGES } } #[doc = "Write proxy for field `GPOL`"] pub struct GPOL_W<'a> { w: &'a mut W, } impl<'a> GPOL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPOL_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "No event, i.e. no detection nor generation"] #[inline(always)] pub fn no_edge(self) -> &'a mut W { self.variant(GPOL_A::NOEDGE) } #[doc = "Rising edge"] #[inline(always)] pub fn rising_edge(self) -> &'a mut W { self.variant(GPOL_A::RISINGEDGE) } #[doc = "Falling edge"] #[inline(always)] pub fn falling_edge(self) -> &'a mut W { self.variant(GPOL_A::FALLINGEDGE) } #[doc = "Rising and falling edges"] #[inline(always)] pub fn both_edges(self) -> &'a mut W { self.variant(GPOL_A::BOTHEDGES) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 17)) | (((value as u32) & 0x03) << 17); self.w } } #[doc = "Reader of field `GNBREQ`"] pub type GNBREQ_R = crate::R<u8, u8>; #[doc = "Write proxy for field `GNBREQ`"] pub struct GNBREQ_W<'a> { w: &'a mut W, } impl<'a> GNBREQ_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 19)) | (((value as u32) & 0x1f) << 19); self.w } } impl R { #[doc = "Bits 0:4 - DMA request trigger input selected"] #[inline(always)] pub fn sig_id(&self) -> SIG_ID_R { SIG_ID_R::new((self.bits & 0x1f) as u8) } #[doc = "Bit 8 - Interrupt enable at trigger event overrun"] #[inline(always)] pub fn oie(&self) -> OIE_R { OIE_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 16 - DMA request generator channel enable/disable"] #[inline(always)] pub fn ge(&self) -> GE_R { GE_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bits 17:18 - DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input"] #[inline(always)] pub fn gpol(&self) -> GPOL_R { GPOL_R::new(((self.bits >> 17) & 0x03) as u8) } #[doc = "Bits 19:23 - Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset."] #[inline(always)] pub fn gnbreq(&self) -> GNBREQ_R { GNBREQ_R::new(((self.bits >> 19) & 0x1f) as u8) } } impl W { #[doc = "Bits 0:4 - DMA request trigger input selected"] #[inline(always)] pub fn sig_id(&mut self) -> SIG_ID_W { SIG_ID_W { w: self } } #[doc = "Bit 8 - Interrupt enable at trigger event overrun"] #[inline(always)] pub fn oie(&mut self) -> OIE_W { OIE_W { w: self } } #[doc = "Bit 16 - DMA request generator channel enable/disable"] #[inline(always)] pub fn ge(&mut self) -> GE_W { GE_W { w: self } } #[doc = "Bits 17:18 - DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input"] #[inline(always)] pub fn gpol(&mut self) -> GPOL_W { GPOL_W { w: self } } #[doc = "Bits 19:23 - Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset."] #[inline(always)] pub fn gnbreq(&mut self) -> GNBREQ_W { GNBREQ_W { w: self } } }