Expand description
Field CMF reader - Character match flag This bit is set by hardware, when a the character defined by ADD[7:0]
is received. It is cleared by software, writing 1 to the CMCF in the LPUART_ICR register. An interrupt is generated if CMIEÂ =Â 1in the LPUART_CR1 register.