1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182
#[doc = r" Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - Clock control register"] pub cr: CR, #[doc = "0x04 - Internal clock sources calibration register"] pub icscr: ICSCR, #[doc = "0x08 - Clock configuration register"] pub cfgr: CFGR, #[doc = "0x0c - PLL configuration register"] pub pllsyscfgr: PLLSYSCFGR, _reserved0: [u8; 8usize], #[doc = "0x18 - Clock interrupt enable register"] pub cier: CIER, #[doc = "0x1c - Clock interrupt flag register"] pub cifr: CIFR, #[doc = "0x20 - Clock interrupt clear register"] pub cicr: CICR, #[doc = "0x24 - GPIO reset register"] pub ioprstr: IOPRSTR, #[doc = "0x28 - AHB peripheral reset register"] pub ahbrstr: AHBRSTR, #[doc = "0x2c - APB peripheral reset register 1"] pub apbrstr1: APBRSTR1, #[doc = "0x30 - APB peripheral reset register 2"] pub apbrstr2: APBRSTR2, #[doc = "0x34 - GPIO clock enable register"] pub iopenr: IOPENR, #[doc = "0x38 - AHB peripheral clock enable register"] pub ahbenr: AHBENR, #[doc = "0x3c - APB peripheral clock enable register 1"] pub apbenr1: APBENR1, #[doc = "0x40 - APB peripheral clock enable register 2"] pub apbenr2: APBENR2, #[doc = "0x44 - GPIO in Sleep mode clock enable register"] pub iopsmenr: IOPSMENR, #[doc = "0x48 - AHB peripheral clock enable in Sleep mode register"] pub ahbsmenr: AHBSMENR, #[doc = "0x4c - APB peripheral clock enable in Sleep mode register 1"] pub apbsmenr1: APBSMENR1, #[doc = "0x50 - APB peripheral clock enable in Sleep mode register 2"] pub apbsmenr2: APBSMENR2, #[doc = "0x54 - Peripherals independent clock configuration register"] pub ccipr: CCIPR, _reserved1: [u8; 4usize], #[doc = "0x5c - RTC domain control register"] pub bdcr: BDCR, #[doc = "0x60 - Control/status register"] pub csr: CSR, } #[doc = "Clock control register"] pub struct CR { register: ::vcell::VolatileCell<u32>, } #[doc = "Clock control register"] pub mod cr; #[doc = "Internal clock sources calibration register"] pub struct ICSCR { register: ::vcell::VolatileCell<u32>, } #[doc = "Internal clock sources calibration register"] pub mod icscr; #[doc = "Clock configuration register"] pub struct CFGR { register: ::vcell::VolatileCell<u32>, } #[doc = "Clock configuration register"] pub mod cfgr; #[doc = "PLL configuration register"] pub struct PLLSYSCFGR { register: ::vcell::VolatileCell<u32>, } #[doc = "PLL configuration register"] pub mod pllsyscfgr; #[doc = "Clock interrupt enable register"] pub struct CIER { register: ::vcell::VolatileCell<u32>, } #[doc = "Clock interrupt enable register"] pub mod cier; #[doc = "Clock interrupt flag register"] pub struct CIFR { register: ::vcell::VolatileCell<u32>, } #[doc = "Clock interrupt flag register"] pub mod cifr; #[doc = "Clock interrupt clear register"] pub struct CICR { register: ::vcell::VolatileCell<u32>, } #[doc = "Clock interrupt clear register"] pub mod cicr; #[doc = "AHB peripheral reset register"] pub struct AHBRSTR { register: ::vcell::VolatileCell<u32>, } #[doc = "AHB peripheral reset register"] pub mod ahbrstr; #[doc = "GPIO reset register"] pub struct IOPRSTR { register: ::vcell::VolatileCell<u32>, } #[doc = "GPIO reset register"] pub mod ioprstr; #[doc = "APB peripheral reset register 1"] pub struct APBRSTR1 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral reset register 1"] pub mod apbrstr1; #[doc = "APB peripheral reset register 2"] pub struct APBRSTR2 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral reset register 2"] pub mod apbrstr2; #[doc = "GPIO clock enable register"] pub struct IOPENR { register: ::vcell::VolatileCell<u32>, } #[doc = "GPIO clock enable register"] pub mod iopenr; #[doc = "AHB peripheral clock enable register"] pub struct AHBENR { register: ::vcell::VolatileCell<u32>, } #[doc = "AHB peripheral clock enable register"] pub mod ahbenr; #[doc = "APB peripheral clock enable register 1"] pub struct APBENR1 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral clock enable register 1"] pub mod apbenr1; #[doc = "APB peripheral clock enable register 2"] pub struct APBENR2 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral clock enable register 2"] pub mod apbenr2; #[doc = "GPIO in Sleep mode clock enable register"] pub struct IOPSMENR { register: ::vcell::VolatileCell<u32>, } #[doc = "GPIO in Sleep mode clock enable register"] pub mod iopsmenr; #[doc = "AHB peripheral clock enable in Sleep mode register"] pub struct AHBSMENR { register: ::vcell::VolatileCell<u32>, } #[doc = "AHB peripheral clock enable in Sleep mode register"] pub mod ahbsmenr; #[doc = "APB peripheral clock enable in Sleep mode register 1"] pub struct APBSMENR1 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral clock enable in Sleep mode register 1"] pub mod apbsmenr1; #[doc = "APB peripheral clock enable in Sleep mode register 2"] pub struct APBSMENR2 { register: ::vcell::VolatileCell<u32>, } #[doc = "APB peripheral clock enable in Sleep mode register 2"] pub mod apbsmenr2; #[doc = "Peripherals independent clock configuration register"] pub struct CCIPR { register: ::vcell::VolatileCell<u32>, } #[doc = "Peripherals independent clock configuration register"] pub mod ccipr; #[doc = "RTC domain control register"] pub struct BDCR { register: ::vcell::VolatileCell<u32>, } #[doc = "RTC domain control register"] pub mod bdcr; #[doc = "Control/status register"] pub struct CSR { register: ::vcell::VolatileCell<u32>, } #[doc = "Control/status register"] pub mod csr;