1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
#[doc = r" Value read from the register"] pub struct R { bits: u32, } impl super::HWCFGR0 { #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } } #[doc = r" Value of the field"] pub struct NUM_CHAN_24R { bits: u8, } impl NUM_CHAN_24R { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } #[doc = r" Value of the field"] pub struct EXTRA_AWDSR { bits: u8, } impl EXTRA_AWDSR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } #[doc = r" Value of the field"] pub struct OVSR { bits: u8, } impl OVSR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:3 - NUM_CHAN_24"] #[inline] pub fn num_chan_24(&self) -> NUM_CHAN_24R { let bits = { const MASK: u8 = 15; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) as u8 }; NUM_CHAN_24R { bits } } #[doc = "Bits 4:7 - Extra analog watchdog"] #[inline] pub fn extra_awds(&self) -> EXTRA_AWDSR { let bits = { const MASK: u8 = 15; const OFFSET: u8 = 4; ((self.bits >> OFFSET) & MASK as u32) as u8 }; EXTRA_AWDSR { bits } } #[doc = "Bits 8:11 - Oversampling"] #[inline] pub fn ovs(&self) -> OVSR { let bits = { const MASK: u8 = 15; const OFFSET: u8 = 8; ((self.bits >> OFFSET) & MASK as u32) as u8 }; OVSR { bits } } }