1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
#[doc = "Register `AHBSMENR` reader"]
pub struct R(crate::R<AHBSMENR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<AHBSMENR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<AHBSMENR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<AHBSMENR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `AHBSMENR` writer"]
pub struct W(crate::W<AHBSMENR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<AHBSMENR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<AHBSMENR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<AHBSMENR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `DMASMEN` reader - DMA clock enable during Sleep mode"]
pub struct DMASMEN_R(crate::FieldReader<bool, bool>);
impl DMASMEN_R {
pub(crate) fn new(bits: bool) -> Self {
DMASMEN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for DMASMEN_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `DMASMEN` writer - DMA clock enable during Sleep mode"]
pub struct DMASMEN_W<'a> {
w: &'a mut W,
}
impl<'a> DMASMEN_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
self.w
}
}
#[doc = "Field `FLASHSMEN` reader - Flash memory interface clock enable during Sleep mode"]
pub struct FLASHSMEN_R(crate::FieldReader<bool, bool>);
impl FLASHSMEN_R {
pub(crate) fn new(bits: bool) -> Self {
FLASHSMEN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for FLASHSMEN_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `FLASHSMEN` writer - Flash memory interface clock enable during Sleep mode"]
pub struct FLASHSMEN_W<'a> {
w: &'a mut W,
}
impl<'a> FLASHSMEN_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 8)) | ((value as u32 & 0x01) << 8);
self.w
}
}
#[doc = "Field `SRAMSMEN` reader - SRAM clock enable during Sleep mode"]
pub struct SRAMSMEN_R(crate::FieldReader<bool, bool>);
impl SRAMSMEN_R {
pub(crate) fn new(bits: bool) -> Self {
SRAMSMEN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for SRAMSMEN_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `SRAMSMEN` writer - SRAM clock enable during Sleep mode"]
pub struct SRAMSMEN_W<'a> {
w: &'a mut W,
}
impl<'a> SRAMSMEN_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 9)) | ((value as u32 & 0x01) << 9);
self.w
}
}
#[doc = "Field `CRCSMEN` reader - CRC clock enable during Sleep mode"]
pub struct CRCSMEN_R(crate::FieldReader<bool, bool>);
impl CRCSMEN_R {
pub(crate) fn new(bits: bool) -> Self {
CRCSMEN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for CRCSMEN_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CRCSMEN` writer - CRC clock enable during Sleep mode"]
pub struct CRCSMEN_W<'a> {
w: &'a mut W,
}
impl<'a> CRCSMEN_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 12)) | ((value as u32 & 0x01) << 12);
self.w
}
}
impl R {
#[doc = "Bit 0 - DMA clock enable during Sleep mode"]
#[inline(always)]
pub fn dmasmen(&self) -> DMASMEN_R {
DMASMEN_R::new((self.bits & 0x01) != 0)
}
#[doc = "Bit 8 - Flash memory interface clock enable during Sleep mode"]
#[inline(always)]
pub fn flashsmen(&self) -> FLASHSMEN_R {
FLASHSMEN_R::new(((self.bits >> 8) & 0x01) != 0)
}
#[doc = "Bit 9 - SRAM clock enable during Sleep mode"]
#[inline(always)]
pub fn sramsmen(&self) -> SRAMSMEN_R {
SRAMSMEN_R::new(((self.bits >> 9) & 0x01) != 0)
}
#[doc = "Bit 12 - CRC clock enable during Sleep mode"]
#[inline(always)]
pub fn crcsmen(&self) -> CRCSMEN_R {
CRCSMEN_R::new(((self.bits >> 12) & 0x01) != 0)
}
}
impl W {
#[doc = "Bit 0 - DMA clock enable during Sleep mode"]
#[inline(always)]
pub fn dmasmen(&mut self) -> DMASMEN_W {
DMASMEN_W { w: self }
}
#[doc = "Bit 8 - Flash memory interface clock enable during Sleep mode"]
#[inline(always)]
pub fn flashsmen(&mut self) -> FLASHSMEN_W {
FLASHSMEN_W { w: self }
}
#[doc = "Bit 9 - SRAM clock enable during Sleep mode"]
#[inline(always)]
pub fn sramsmen(&mut self) -> SRAMSMEN_W {
SRAMSMEN_W { w: self }
}
#[doc = "Bit 12 - CRC clock enable during Sleep mode"]
#[inline(always)]
pub fn crcsmen(&mut self) -> CRCSMEN_W {
CRCSMEN_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "AHB peripheral clock enable in Sleep mode register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ahbsmenr](index.html) module"]
pub struct AHBSMENR_SPEC;
impl crate::RegisterSpec for AHBSMENR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [ahbsmenr::R](R) reader structure"]
impl crate::Readable for AHBSMENR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ahbsmenr::W](W) writer structure"]
impl crate::Writable for AHBSMENR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets AHBSMENR to value 0"]
impl crate::Resettable for AHBSMENR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}