1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
#[doc = "Reader of register OTG_FS_GPWRDN"] pub type R = crate::R<u32, super::OTG_FS_GPWRDN>; #[doc = "Writer for register OTG_FS_GPWRDN"] pub type W = crate::W<u32, super::OTG_FS_GPWRDN>; #[doc = "Register OTG_FS_GPWRDN `reset()`'s with value 0x0200_0400"] impl crate::ResetValue for super::OTG_FS_GPWRDN { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x0200_0400 } } #[doc = "Reader of field `ADPMEN`"] pub type ADPMEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADPMEN`"] pub struct ADPMEN_W<'a> { w: &'a mut W, } impl<'a> ADPMEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `ADPIF`"] pub type ADPIF_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADPIF`"] pub struct ADPIF_W<'a> { w: &'a mut W, } impl<'a> ADPIF_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } impl R { #[doc = "Bit 0 - ADP module enable"] #[inline(always)] pub fn adpmen(&self) -> ADPMEN_R { ADPMEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 23 - ADP interrupt flag"] #[inline(always)] pub fn adpif(&self) -> ADPIF_R { ADPIF_R::new(((self.bits >> 23) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - ADP module enable"] #[inline(always)] pub fn adpmen(&mut self) -> ADPMEN_W { ADPMEN_W { w: self } } #[doc = "Bit 23 - ADP interrupt flag"] #[inline(always)] pub fn adpif(&mut self) -> ADPIF_W { ADPIF_W { w: self } } }