1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294
//! Pin definitions for the Flexible Static Memory Controller / Flexible Memory Controller
//!
//! Note: This file only includes pins for these functions:
//! * NOE (read enable)
//! * NWE (write enable)
//! * NEx (chip select)
//! * Ax (address)
//! * Dx (data 0 through 15)
//!
//! # Naming conventions
//!
//! For signal names, this module uses:
//! * Chip select instead of enable
//! * Address instead of data/command
//! * Read enable instead of output enable
//! * Write enable
use crate::gpio::alt::fsmc as alt;
use super::sealed;
use super::{Lcd, SubBank1};
use crate::fsmc_lcd::{SubBank2, SubBank3, SubBank4};
/// One, two, three, or four address pins
pub trait AddressPins: sealed::Sealed {}
// Implement AddressPins for one address pin and tuples of two, three, and four
impl AddressPins for alt::Address {}
impl AddressPins for (alt::Address, alt::Address) {}
impl sealed::Sealed for (alt::Address, alt::Address) {}
impl AddressPins for (alt::Address, alt::Address, alt::Address) {}
impl sealed::Sealed for (alt::Address, alt::Address, alt::Address) {}
impl AddressPins for (alt::Address, alt::Address, alt::Address, alt::Address) {}
impl sealed::Sealed for (alt::Address, alt::Address, alt::Address, alt::Address) {}
macro_rules! conjure {
($($($sb:ident),+;)+) => {
$(
#[allow(unused_parens)]
impl sealed::Conjure for ($(Lcd<$sb>),+) {
fn conjure() -> Self {
($(Lcd::<$sb>::new()),+)
}
}
)+
};
}
// Implement Conjure for all non-empty subsets of Lcds
conjure! {
SubBank1;
SubBank2;
SubBank3;
SubBank4;
SubBank1, SubBank2;
SubBank1, SubBank3;
SubBank1, SubBank4;
SubBank2, SubBank3;
SubBank2, SubBank4;
SubBank3, SubBank4;
SubBank1, SubBank2, SubBank3;
SubBank1, SubBank2, SubBank4;
SubBank1, SubBank3, SubBank4;
SubBank2, SubBank3, SubBank4;
SubBank1, SubBank2, SubBank3, SubBank4;
}
/// One, two, three, or four chip select pins
///
/// Due to trait system limitations, this trait is only implemented for pins wrapped in the
/// `ChipSelect1`, `ChipSelect2`, `ChipSelect3`, and `ChipSelect4` wrappers.
///
/// This trait is implemented for all non-empty subsets of the 4 possible chip select signals.
/// The pins must be in order.
///
/// # Example types that implement `ChipSelectPins`
///
/// Wrapped single pins:
/// * `ChipSelect1<PD7<Alternate<12>>>`
/// * `ChipSelect2<PG9<Alternate<12>>>`
/// * `ChipSelect3<PG10<Alternate<12>>>`
/// * `ChipSelect4<PG12<Alternate<12>>>`
///
/// Tuples of wrapped pins:
/// * `(ChipSelect1<PD7<Alternate<12>>>, ChipSelect2<PG9<Alternate<12>>>)`
/// * `(ChipSelect1<PD7<Alternate<12>>>, ChipSelect4<PG4<Alternate<12>>>)`
/// * `(ChipSelect1<PD7<Alternate<12>>>, ChipSelect2<PG9<Alternate<12>>>, ChipSelect3<PG10<Alternate<12>>>, ChipSelect4<PG12<Alternate<12>>>)`
pub trait ChipSelectPins: sealed::Sealed {
/// One, two, three, or four `Lcd<_>` objects associated with the sub-bank(s) that these pin(s)
/// control
type Lcds: sealed::Conjure;
}
// The set of 4 chip selects has 15 subsets (excluding the empty set):
// 1
// 2
// 3
// 4
// 1, 2
// 1, 3
// 1, 4
// 2, 3
// 2, 4
// 3, 4
// 1, 2, 3
// 1, 2, 4
// 1, 3, 4
// 2, 3, 4
// 1, 2, 3, 4
macro_rules! chipselect {
($($([$sb:ident, $Ne:ident, $i:tt]),+;)+) => {
$(
impl ChipSelectPins for ($(alt::$Ne),+) {
type Lcds = ($(Lcd<$sb>),+);
}
impl sealed::Sealed for ($(alt::$Ne),+) {}
)+
};
}
impl ChipSelectPins for alt::Ne1 {
type Lcds = Lcd<SubBank1>;
}
impl ChipSelectPins for alt::Ne2 {
type Lcds = Lcd<SubBank2>;
}
impl ChipSelectPins for alt::Ne3 {
type Lcds = Lcd<SubBank3>;
}
impl ChipSelectPins for alt::Ne4 {
type Lcds = Lcd<SubBank4>;
}
chipselect! {
[SubBank1, Ne1, 0], [SubBank2, Ne2, 1];
[SubBank1, Ne1, 0], [SubBank3, Ne3, 1];
[SubBank1, Ne1, 0], [SubBank4, Ne4, 1];
[SubBank2, Ne2, 0], [SubBank3, Ne3, 1];
[SubBank2, Ne2, 0], [SubBank4, Ne4, 1];
[SubBank3, Ne3, 0], [SubBank4, Ne4, 1];
[SubBank1, Ne1, 0], [SubBank2, Ne2, 1], [SubBank3, Ne3, 2];
[SubBank1, Ne1, 0], [SubBank2, Ne2, 1], [SubBank4, Ne4, 2];
[SubBank1, Ne1, 0], [SubBank3, Ne3, 1], [SubBank4, Ne4, 2];
[SubBank2, Ne2, 0], [SubBank3, Ne3, 1], [SubBank4, Ne4, 2];
[SubBank1, Ne1, 0], [SubBank2, Ne2, 1], [SubBank3, Ne3, 2], [SubBank4, Ne4, 3];
}
/// A set of data pins
///
/// Currently this trait is only implemented for tuples of 16 data pins. In the future,
/// this driver may support 8-bit mode using 8 data pins.
pub trait DataPins: sealed::Sealed {}
#[allow(unused)]
pub struct DataPins16 {
pub d0: alt::D0,
pub d1: alt::D1,
pub d2: alt::D2,
pub d3: alt::D3,
pub d4: alt::D4,
pub d5: alt::D5,
pub d6: alt::D6,
pub d7: alt::D7,
pub d8: alt::D8,
pub d9: alt::D9,
pub d10: alt::D10,
pub d11: alt::D11,
pub d12: alt::D12,
pub d13: alt::D13,
pub d14: alt::D14,
pub d15: alt::D15,
}
impl DataPins for DataPins16 {}
impl DataPins16 {
#[allow(clippy::too_many_arguments)]
#[inline(always)]
pub fn new(
d0: impl Into<alt::D0>,
d1: impl Into<alt::D1>,
d2: impl Into<alt::D2>,
d3: impl Into<alt::D3>,
d4: impl Into<alt::D4>,
d5: impl Into<alt::D5>,
d6: impl Into<alt::D6>,
d7: impl Into<alt::D7>,
d8: impl Into<alt::D8>,
d9: impl Into<alt::D9>,
d10: impl Into<alt::D10>,
d11: impl Into<alt::D11>,
d12: impl Into<alt::D12>,
d13: impl Into<alt::D13>,
d14: impl Into<alt::D14>,
d15: impl Into<alt::D15>,
) -> Self {
Self {
d0: d0.into(),
d1: d1.into(),
d2: d2.into(),
d3: d3.into(),
d4: d4.into(),
d5: d5.into(),
d6: d6.into(),
d7: d7.into(),
d8: d8.into(),
d9: d9.into(),
d10: d10.into(),
d11: d11.into(),
d12: d12.into(),
d13: d13.into(),
d14: d14.into(),
d15: d15.into(),
}
}
}
impl sealed::Sealed for DataPins16 {}
/// A set of pins used to interface with an LCD
///
/// The `address` and `enable` fields can be individual pins, or tuples of 2, 3, or 4 pins.
#[allow(unused)]
pub struct LcdPins<D, AD, NE> {
/// The 16-bit data bus
pub data: D,
/// Address pin(s) (data/command)
pub address: AD,
/// Output enable (read enable)
pub read_enable: alt::Noe,
/// Write enable
pub write_enable: alt::Nwe,
/// Chip select / bank enable pin(s)
pub chip_select: NE,
}
impl<D, AD, NE> LcdPins<D, AD, NE>
where
D: DataPins,
AD: AddressPins,
NE: ChipSelectPins,
{
pub fn new(
data: D,
address: AD,
read_enable: impl Into<alt::Noe>,
write_enable: impl Into<alt::Nwe>,
chip_select: NE,
) -> Self {
Self {
data,
address,
read_enable: read_enable.into(),
write_enable: write_enable.into(),
chip_select,
}
}
pub fn split(self) -> (D, AD, alt::Noe, alt::Nwe, NE) {
(
self.data,
self.address,
self.read_enable,
self.write_enable,
self.chip_select,
)
}
}
/// A set of pins that can be used with the FSMC
///
/// This trait is implemented for the `LcdPins` struct that contains 16 data pins, 1 through 4
/// address pins, 1 through 4 chip select / bank enable pins, an output enable pin, and a write
/// enable pin.
pub trait Pins: sealed::Sealed {
/// One, two, three, or four `Lcd<_>` objects associated with the sub-bank(s) that the chip
/// select pin pin(s) control
type Lcds: sealed::Conjure;
}
impl<D, AD, NE> Pins for LcdPins<D, AD, NE>
where
D: DataPins,
AD: AddressPins,
NE: ChipSelectPins,
{
type Lcds = NE::Lcds;
}
impl<D, AD, NE> sealed::Sealed for LcdPins<D, AD, NE>
where
D: DataPins,
AD: AddressPins,
NE: ChipSelectPins,
{
}