1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
#[doc = "Reader of register GAHBCFG"] pub type R = crate::R<u32, super::GAHBCFG>; #[doc = "Writer for register GAHBCFG"] pub type W = crate::W<u32, super::GAHBCFG>; #[doc = "Register GAHBCFG `reset()`'s with value 0"] impl crate::ResetValue for super::GAHBCFG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `GINT`"] pub type GINT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `GINT`"] pub struct GINT_W<'a> { w: &'a mut W, } impl<'a> GINT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `HBSTLEN`"] pub type HBSTLEN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `HBSTLEN`"] pub struct HBSTLEN_W<'a> { w: &'a mut W, } impl<'a> HBSTLEN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 1)) | (((value as u32) & 0x0f) << 1); self.w } } #[doc = "Reader of field `DMAEN`"] pub type DMAEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAEN`"] pub struct DMAEN_W<'a> { w: &'a mut W, } impl<'a> DMAEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `TXFELVL`"] pub type TXFELVL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TXFELVL`"] pub struct TXFELVL_W<'a> { w: &'a mut W, } impl<'a> TXFELVL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `PTXFELVL`"] pub type PTXFELVL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PTXFELVL`"] pub struct PTXFELVL_W<'a> { w: &'a mut W, } impl<'a> PTXFELVL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } impl R { #[doc = "Bit 0 - Global interrupt mask"] #[inline(always)] pub fn gint(&self) -> GINT_R { GINT_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 1:4 - Burst length/type"] #[inline(always)] pub fn hbstlen(&self) -> HBSTLEN_R { HBSTLEN_R::new(((self.bits >> 1) & 0x0f) as u8) } #[doc = "Bit 5 - DMA enable"] #[inline(always)] pub fn dmaen(&self) -> DMAEN_R { DMAEN_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 7 - TxFIFO empty level"] #[inline(always)] pub fn txfelvl(&self) -> TXFELVL_R { TXFELVL_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - Periodic TxFIFO empty level"] #[inline(always)] pub fn ptxfelvl(&self) -> PTXFELVL_R { PTXFELVL_R::new(((self.bits >> 8) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Global interrupt mask"] #[inline(always)] pub fn gint(&mut self) -> GINT_W { GINT_W { w: self } } #[doc = "Bits 1:4 - Burst length/type"] #[inline(always)] pub fn hbstlen(&mut self) -> HBSTLEN_W { HBSTLEN_W { w: self } } #[doc = "Bit 5 - DMA enable"] #[inline(always)] pub fn dmaen(&mut self) -> DMAEN_W { DMAEN_W { w: self } } #[doc = "Bit 7 - TxFIFO empty level"] #[inline(always)] pub fn txfelvl(&mut self) -> TXFELVL_W { TXFELVL_W { w: self } } #[doc = "Bit 8 - Periodic TxFIFO empty level"] #[inline(always)] pub fn ptxfelvl(&mut self) -> PTXFELVL_W { PTXFELVL_W { w: self } } }