1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002
#[doc = "Reader of register APB2ENR"] pub type R = crate::R<u32, super::APB2ENR>; #[doc = "Writer for register APB2ENR"] pub type W = crate::W<u32, super::APB2ENR>; #[doc = "Register APB2ENR `reset()`'s with value 0"] impl crate::ResetValue for super::APB2ENR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "TIM1 clock enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TIM1EN_A { #[doc = "0: The selected clock is disabled"] DISABLED = 0, #[doc = "1: The selected clock is enabled"] ENABLED = 1, } impl From<TIM1EN_A> for bool { #[inline(always)] fn from(variant: TIM1EN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TIM1EN`"] pub type TIM1EN_R = crate::R<bool, TIM1EN_A>; impl TIM1EN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TIM1EN_A { match self.bits { false => TIM1EN_A::DISABLED, true => TIM1EN_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == TIM1EN_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == TIM1EN_A::ENABLED } } #[doc = "Write proxy for field `TIM1EN`"] pub struct TIM1EN_W<'a> { w: &'a mut W, } impl<'a> TIM1EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM1EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "TIM8EN"] pub type TIM8EN_A = TIM1EN_A; #[doc = "Reader of field `TIM8EN`"] pub type TIM8EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `TIM8EN`"] pub struct TIM8EN_W<'a> { w: &'a mut W, } impl<'a> TIM8EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM8EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "USART1 clock enable"] pub type USART1EN_A = TIM1EN_A; #[doc = "Reader of field `USART1EN`"] pub type USART1EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `USART1EN`"] pub struct USART1EN_W<'a> { w: &'a mut W, } impl<'a> USART1EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: USART1EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "USART6 clock enable"] pub type USART6EN_A = TIM1EN_A; #[doc = "Reader of field `USART6EN`"] pub type USART6EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `USART6EN`"] pub struct USART6EN_W<'a> { w: &'a mut W, } impl<'a> USART6EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: USART6EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "ADC1 clock enable"] pub type ADC1EN_A = TIM1EN_A; #[doc = "Reader of field `ADC1EN`"] pub type ADC1EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `ADC1EN`"] pub struct ADC1EN_W<'a> { w: &'a mut W, } impl<'a> ADC1EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ADC1EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "SDIO clock enable"] pub type SDIOEN_A = TIM1EN_A; #[doc = "Reader of field `SDIOEN`"] pub type SDIOEN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SDIOEN`"] pub struct SDIOEN_W<'a> { w: &'a mut W, } impl<'a> SDIOEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SDIOEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "SPI1 clock enable"] pub type SPI1EN_A = TIM1EN_A; #[doc = "Reader of field `SPI1EN`"] pub type SPI1EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SPI1EN`"] pub struct SPI1EN_W<'a> { w: &'a mut W, } impl<'a> SPI1EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPI1EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "SPI4 clock enable"] pub type SPI4EN_A = TIM1EN_A; #[doc = "Reader of field `SPI4EN`"] pub type SPI4EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SPI4EN`"] pub struct SPI4EN_W<'a> { w: &'a mut W, } impl<'a> SPI4EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPI4EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "System configuration controller clock enable"] pub type SYSCFGEN_A = TIM1EN_A; #[doc = "Reader of field `SYSCFGEN`"] pub type SYSCFGEN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SYSCFGEN`"] pub struct SYSCFGEN_W<'a> { w: &'a mut W, } impl<'a> SYSCFGEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SYSCFGEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "TIM9 clock enable"] pub type TIM9EN_A = TIM1EN_A; #[doc = "Reader of field `TIM9EN`"] pub type TIM9EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `TIM9EN`"] pub struct TIM9EN_W<'a> { w: &'a mut W, } impl<'a> TIM9EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM9EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "TIM10 clock enable"] pub type TIM10EN_A = TIM1EN_A; #[doc = "Reader of field `TIM10EN`"] pub type TIM10EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `TIM10EN`"] pub struct TIM10EN_W<'a> { w: &'a mut W, } impl<'a> TIM10EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM10EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "TIM11 clock enable"] pub type TIM11EN_A = TIM1EN_A; #[doc = "Reader of field `TIM11EN`"] pub type TIM11EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `TIM11EN`"] pub struct TIM11EN_W<'a> { w: &'a mut W, } impl<'a> TIM11EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TIM11EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "DFSDMEN"] pub type DFSDMEN_A = TIM1EN_A; #[doc = "Reader of field `DFSDMEN`"] pub type DFSDMEN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `DFSDMEN`"] pub struct DFSDMEN_W<'a> { w: &'a mut W, } impl<'a> DFSDMEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DFSDMEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "SPI5 clock enable"] pub type SPI5EN_A = TIM1EN_A; #[doc = "Reader of field `SPI5EN`"] pub type SPI5EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SPI5EN`"] pub struct SPI5EN_W<'a> { w: &'a mut W, } impl<'a> SPI5EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPI5EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "SAI 1 clock enable"] pub type SAI1EN_A = TIM1EN_A; #[doc = "Reader of field `SAI1EN`"] pub type SAI1EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `SAI1EN`"] pub struct SAI1EN_W<'a> { w: &'a mut W, } impl<'a> SAI1EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SAI1EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "DFSDM2 clock enable"] pub type DFSDM2EN_A = TIM1EN_A; #[doc = "Reader of field `DFSDM2EN`"] pub type DFSDM2EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `DFSDM2EN`"] pub struct DFSDM2EN_W<'a> { w: &'a mut W, } impl<'a> DFSDM2EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DFSDM2EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "UART9 clock enable"] pub type UART9EN_A = TIM1EN_A; #[doc = "Reader of field `UART9EN`"] pub type UART9EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `UART9EN`"] pub struct UART9EN_W<'a> { w: &'a mut W, } impl<'a> UART9EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: UART9EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "UART10 clock enable"] pub type UART10EN_A = TIM1EN_A; #[doc = "Reader of field `UART10EN`"] pub type UART10EN_R = crate::R<bool, TIM1EN_A>; #[doc = "Write proxy for field `UART10EN`"] pub struct UART10EN_W<'a> { w: &'a mut W, } impl<'a> UART10EN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: UART10EN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The selected clock is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TIM1EN_A::DISABLED) } #[doc = "The selected clock is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TIM1EN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } impl R { #[doc = "Bit 0 - TIM1 clock enable"] #[inline(always)] pub fn tim1en(&self) -> TIM1EN_R { TIM1EN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - TIM8EN"] #[inline(always)] pub fn tim8en(&self) -> TIM8EN_R { TIM8EN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 4 - USART1 clock enable"] #[inline(always)] pub fn usart1en(&self) -> USART1EN_R { USART1EN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - USART6 clock enable"] #[inline(always)] pub fn usart6en(&self) -> USART6EN_R { USART6EN_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 8 - ADC1 clock enable"] #[inline(always)] pub fn adc1en(&self) -> ADC1EN_R { ADC1EN_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 11 - SDIO clock enable"] #[inline(always)] pub fn sdioen(&self) -> SDIOEN_R { SDIOEN_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 12 - SPI1 clock enable"] #[inline(always)] pub fn spi1en(&self) -> SPI1EN_R { SPI1EN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - SPI4 clock enable"] #[inline(always)] pub fn spi4en(&self) -> SPI4EN_R { SPI4EN_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - System configuration controller clock enable"] #[inline(always)] pub fn syscfgen(&self) -> SYSCFGEN_R { SYSCFGEN_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 16 - TIM9 clock enable"] #[inline(always)] pub fn tim9en(&self) -> TIM9EN_R { TIM9EN_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - TIM10 clock enable"] #[inline(always)] pub fn tim10en(&self) -> TIM10EN_R { TIM10EN_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - TIM11 clock enable"] #[inline(always)] pub fn tim11en(&self) -> TIM11EN_R { TIM11EN_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 24 - DFSDMEN"] #[inline(always)] pub fn dfsdmen(&self) -> DFSDMEN_R { DFSDMEN_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 20 - SPI5 clock enable"] #[inline(always)] pub fn spi5en(&self) -> SPI5EN_R { SPI5EN_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 22 - SAI 1 clock enable"] #[inline(always)] pub fn sai1en(&self) -> SAI1EN_R { SAI1EN_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 25 - DFSDM2 clock enable"] #[inline(always)] pub fn dfsdm2en(&self) -> DFSDM2EN_R { DFSDM2EN_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 6 - UART9 clock enable"] #[inline(always)] pub fn uart9en(&self) -> UART9EN_R { UART9EN_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - UART10 clock enable"] #[inline(always)] pub fn uart10en(&self) -> UART10EN_R { UART10EN_R::new(((self.bits >> 7) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - TIM1 clock enable"] #[inline(always)] pub fn tim1en(&mut self) -> TIM1EN_W { TIM1EN_W { w: self } } #[doc = "Bit 1 - TIM8EN"] #[inline(always)] pub fn tim8en(&mut self) -> TIM8EN_W { TIM8EN_W { w: self } } #[doc = "Bit 4 - USART1 clock enable"] #[inline(always)] pub fn usart1en(&mut self) -> USART1EN_W { USART1EN_W { w: self } } #[doc = "Bit 5 - USART6 clock enable"] #[inline(always)] pub fn usart6en(&mut self) -> USART6EN_W { USART6EN_W { w: self } } #[doc = "Bit 8 - ADC1 clock enable"] #[inline(always)] pub fn adc1en(&mut self) -> ADC1EN_W { ADC1EN_W { w: self } } #[doc = "Bit 11 - SDIO clock enable"] #[inline(always)] pub fn sdioen(&mut self) -> SDIOEN_W { SDIOEN_W { w: self } } #[doc = "Bit 12 - SPI1 clock enable"] #[inline(always)] pub fn spi1en(&mut self) -> SPI1EN_W { SPI1EN_W { w: self } } #[doc = "Bit 13 - SPI4 clock enable"] #[inline(always)] pub fn spi4en(&mut self) -> SPI4EN_W { SPI4EN_W { w: self } } #[doc = "Bit 14 - System configuration controller clock enable"] #[inline(always)] pub fn syscfgen(&mut self) -> SYSCFGEN_W { SYSCFGEN_W { w: self } } #[doc = "Bit 16 - TIM9 clock enable"] #[inline(always)] pub fn tim9en(&mut self) -> TIM9EN_W { TIM9EN_W { w: self } } #[doc = "Bit 17 - TIM10 clock enable"] #[inline(always)] pub fn tim10en(&mut self) -> TIM10EN_W { TIM10EN_W { w: self } } #[doc = "Bit 18 - TIM11 clock enable"] #[inline(always)] pub fn tim11en(&mut self) -> TIM11EN_W { TIM11EN_W { w: self } } #[doc = "Bit 24 - DFSDMEN"] #[inline(always)] pub fn dfsdmen(&mut self) -> DFSDMEN_W { DFSDMEN_W { w: self } } #[doc = "Bit 20 - SPI5 clock enable"] #[inline(always)] pub fn spi5en(&mut self) -> SPI5EN_W { SPI5EN_W { w: self } } #[doc = "Bit 22 - SAI 1 clock enable"] #[inline(always)] pub fn sai1en(&mut self) -> SAI1EN_W { SAI1EN_W { w: self } } #[doc = "Bit 25 - DFSDM2 clock enable"] #[inline(always)] pub fn dfsdm2en(&mut self) -> DFSDM2EN_W { DFSDM2EN_W { w: self } } #[doc = "Bit 6 - UART9 clock enable"] #[inline(always)] pub fn uart9en(&mut self) -> UART9EN_W { UART9EN_W { w: self } } #[doc = "Bit 7 - UART10 clock enable"] #[inline(always)] pub fn uart10en(&mut self) -> UART10EN_W { UART10EN_W { w: self } } }