1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98
#[doc = "Reader of register SR"] pub type R = crate::R<u32, super::SR>; #[doc = "Writer for register SR"] pub type W = crate::W<u32, super::SR>; #[doc = "Register SR `reset()`'s with value 0x01"] impl crate::ResetValue for super::SR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x01 } } #[doc = "Reader of field `BUSY`"] pub type BUSY_R = crate::R<bool, bool>; #[doc = "Reader of field `DMAS`"] pub type DMAS_R = crate::R<bool, bool>; #[doc = "Reader of field `DCIS`"] pub type DCIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DCIS`"] pub struct DCIS_W<'a> { w: &'a mut W, } impl<'a> DCIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `DINIS`"] pub type DINIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DINIS`"] pub struct DINIS_W<'a> { w: &'a mut W, } impl<'a> DINIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 3 - Busy bit"] #[inline(always)] pub fn busy(&self) -> BUSY_R { BUSY_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - DMA Status"] #[inline(always)] pub fn dmas(&self) -> DMAS_R { DMAS_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - Digest calculation completion interrupt status"] #[inline(always)] pub fn dcis(&self) -> DCIS_R { DCIS_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - Data input interrupt status"] #[inline(always)] pub fn dinis(&self) -> DINIS_R { DINIS_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 1 - Digest calculation completion interrupt status"] #[inline(always)] pub fn dcis(&mut self) -> DCIS_W { DCIS_W { w: self } } #[doc = "Bit 0 - Data input interrupt status"] #[inline(always)] pub fn dinis(&mut self) -> DINIS_W { DINIS_W { w: self } } }