1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184
#[doc = "Reader of register SDTR%s"] pub type R = crate::R<u32, super::SDTR>; #[doc = "Writer for register SDTR%s"] pub type W = crate::W<u32, super::SDTR>; #[doc = "Register SDTR%s `reset()`'s with value 0x0fff_ffff"] impl crate::ResetValue for super::SDTR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x0fff_ffff } } #[doc = "Reader of field `TMRD`"] pub type TMRD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TMRD`"] pub struct TMRD_W<'a> { w: &'a mut W, } impl<'a> TMRD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } #[doc = "Reader of field `TXSR`"] pub type TXSR_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TXSR`"] pub struct TXSR_W<'a> { w: &'a mut W, } impl<'a> TXSR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4); self.w } } #[doc = "Reader of field `TRAS`"] pub type TRAS_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRAS`"] pub struct TRAS_W<'a> { w: &'a mut W, } impl<'a> TRAS_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u32) & 0x0f) << 8); self.w } } #[doc = "Reader of field `TRC`"] pub type TRC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRC`"] pub struct TRC_W<'a> { w: &'a mut W, } impl<'a> TRC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 12)) | (((value as u32) & 0x0f) << 12); self.w } } #[doc = "Reader of field `TWR`"] pub type TWR_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TWR`"] pub struct TWR_W<'a> { w: &'a mut W, } impl<'a> TWR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 16)) | (((value as u32) & 0x0f) << 16); self.w } } #[doc = "Reader of field `TRP`"] pub type TRP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRP`"] pub struct TRP_W<'a> { w: &'a mut W, } impl<'a> TRP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 20)) | (((value as u32) & 0x0f) << 20); self.w } } #[doc = "Reader of field `TRCD`"] pub type TRCD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRCD`"] pub struct TRCD_W<'a> { w: &'a mut W, } impl<'a> TRCD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 24)) | (((value as u32) & 0x0f) << 24); self.w } } impl R { #[doc = "Bits 0:3 - Load Mode Register to Active"] #[inline(always)] pub fn tmrd(&self) -> TMRD_R { TMRD_R::new((self.bits & 0x0f) as u8) } #[doc = "Bits 4:7 - Exit self-refresh delay"] #[inline(always)] pub fn txsr(&self) -> TXSR_R { TXSR_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 8:11 - Self refresh time"] #[inline(always)] pub fn tras(&self) -> TRAS_R { TRAS_R::new(((self.bits >> 8) & 0x0f) as u8) } #[doc = "Bits 12:15 - Row cycle delay"] #[inline(always)] pub fn trc(&self) -> TRC_R { TRC_R::new(((self.bits >> 12) & 0x0f) as u8) } #[doc = "Bits 16:19 - Recovery delay"] #[inline(always)] pub fn twr(&self) -> TWR_R { TWR_R::new(((self.bits >> 16) & 0x0f) as u8) } #[doc = "Bits 20:23 - Row precharge delay"] #[inline(always)] pub fn trp(&self) -> TRP_R { TRP_R::new(((self.bits >> 20) & 0x0f) as u8) } #[doc = "Bits 24:27 - Row to column delay"] #[inline(always)] pub fn trcd(&self) -> TRCD_R { TRCD_R::new(((self.bits >> 24) & 0x0f) as u8) } } impl W { #[doc = "Bits 0:3 - Load Mode Register to Active"] #[inline(always)] pub fn tmrd(&mut self) -> TMRD_W { TMRD_W { w: self } } #[doc = "Bits 4:7 - Exit self-refresh delay"] #[inline(always)] pub fn txsr(&mut self) -> TXSR_W { TXSR_W { w: self } } #[doc = "Bits 8:11 - Self refresh time"] #[inline(always)] pub fn tras(&mut self) -> TRAS_W { TRAS_W { w: self } } #[doc = "Bits 12:15 - Row cycle delay"] #[inline(always)] pub fn trc(&mut self) -> TRC_W { TRC_W { w: self } } #[doc = "Bits 16:19 - Recovery delay"] #[inline(always)] pub fn twr(&mut self) -> TWR_W { TWR_W { w: self } } #[doc = "Bits 20:23 - Row precharge delay"] #[inline(always)] pub fn trp(&mut self) -> TRP_W { TRP_W { w: self } } #[doc = "Bits 24:27 - Row to column delay"] #[inline(always)] pub fn trcd(&mut self) -> TRCD_W { TRCD_W { w: self } } }