1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474
#[doc = "Reader of register AHB1RSTR"] pub type R = crate::R<u32, super::AHB1RSTR>; #[doc = "Writer for register AHB1RSTR"] pub type W = crate::W<u32, super::AHB1RSTR>; #[doc = "Register AHB1RSTR `reset()`'s with value 0"] impl crate::ResetValue for super::AHB1RSTR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "DMA2 reset\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum DMA2RST_A { #[doc = "1: Reset the selected module"] RESET = 1, } impl From<DMA2RST_A> for bool { #[inline(always)] fn from(variant: DMA2RST_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `DMA2RST`"] pub type DMA2RST_R = crate::R<bool, DMA2RST_A>; impl DMA2RST_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<bool, DMA2RST_A> { use crate::Variant::*; match self.bits { true => Val(DMA2RST_A::RESET), i => Res(i), } } #[doc = "Checks if the value of the field is `RESET`"] #[inline(always)] pub fn is_reset(&self) -> bool { *self == DMA2RST_A::RESET } } #[doc = "Write proxy for field `DMA2RST`"] pub struct DMA2RST_W<'a> { w: &'a mut W, } impl<'a> DMA2RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DMA2RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "DMA2 reset"] pub type DMA1RST_A = DMA2RST_A; #[doc = "Reader of field `DMA1RST`"] pub type DMA1RST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `DMA1RST`"] pub struct DMA1RST_W<'a> { w: &'a mut W, } impl<'a> DMA1RST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DMA1RST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "CRC reset"] pub type CRCRST_A = DMA2RST_A; #[doc = "Reader of field `CRCRST`"] pub type CRCRST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `CRCRST`"] pub struct CRCRST_W<'a> { w: &'a mut W, } impl<'a> CRCRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CRCRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "IO port H reset"] pub type GPIOHRST_A = DMA2RST_A; #[doc = "Reader of field `GPIOHRST`"] pub type GPIOHRST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIOHRST`"] pub struct GPIOHRST_W<'a> { w: &'a mut W, } impl<'a> GPIOHRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIOHRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "IO port E reset"] pub type GPIOERST_A = DMA2RST_A; #[doc = "Reader of field `GPIOERST`"] pub type GPIOERST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIOERST`"] pub struct GPIOERST_W<'a> { w: &'a mut W, } impl<'a> GPIOERST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIOERST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "IO port D reset"] pub type GPIODRST_A = DMA2RST_A; #[doc = "Reader of field `GPIODRST`"] pub type GPIODRST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIODRST`"] pub struct GPIODRST_W<'a> { w: &'a mut W, } impl<'a> GPIODRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIODRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "IO port C reset"] pub type GPIOCRST_A = DMA2RST_A; #[doc = "Reader of field `GPIOCRST`"] pub type GPIOCRST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIOCRST`"] pub struct GPIOCRST_W<'a> { w: &'a mut W, } impl<'a> GPIOCRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIOCRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "IO port B reset"] pub type GPIOBRST_A = DMA2RST_A; #[doc = "Reader of field `GPIOBRST`"] pub type GPIOBRST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIOBRST`"] pub struct GPIOBRST_W<'a> { w: &'a mut W, } impl<'a> GPIOBRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIOBRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "IO port A reset"] pub type GPIOARST_A = DMA2RST_A; #[doc = "Reader of field `GPIOARST`"] pub type GPIOARST_R = crate::R<bool, DMA2RST_A>; #[doc = "Write proxy for field `GPIOARST`"] pub struct GPIOARST_W<'a> { w: &'a mut W, } impl<'a> GPIOARST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: GPIOARST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Reset the selected module"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(DMA2RST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 22 - DMA2 reset"] #[inline(always)] pub fn dma2rst(&self) -> DMA2RST_R { DMA2RST_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 21 - DMA2 reset"] #[inline(always)] pub fn dma1rst(&self) -> DMA1RST_R { DMA1RST_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 12 - CRC reset"] #[inline(always)] pub fn crcrst(&self) -> CRCRST_R { CRCRST_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 7 - IO port H reset"] #[inline(always)] pub fn gpiohrst(&self) -> GPIOHRST_R { GPIOHRST_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 4 - IO port E reset"] #[inline(always)] pub fn gpioerst(&self) -> GPIOERST_R { GPIOERST_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 3 - IO port D reset"] #[inline(always)] pub fn gpiodrst(&self) -> GPIODRST_R { GPIODRST_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - IO port C reset"] #[inline(always)] pub fn gpiocrst(&self) -> GPIOCRST_R { GPIOCRST_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - IO port B reset"] #[inline(always)] pub fn gpiobrst(&self) -> GPIOBRST_R { GPIOBRST_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - IO port A reset"] #[inline(always)] pub fn gpioarst(&self) -> GPIOARST_R { GPIOARST_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 22 - DMA2 reset"] #[inline(always)] pub fn dma2rst(&mut self) -> DMA2RST_W { DMA2RST_W { w: self } } #[doc = "Bit 21 - DMA2 reset"] #[inline(always)] pub fn dma1rst(&mut self) -> DMA1RST_W { DMA1RST_W { w: self } } #[doc = "Bit 12 - CRC reset"] #[inline(always)] pub fn crcrst(&mut self) -> CRCRST_W { CRCRST_W { w: self } } #[doc = "Bit 7 - IO port H reset"] #[inline(always)] pub fn gpiohrst(&mut self) -> GPIOHRST_W { GPIOHRST_W { w: self } } #[doc = "Bit 4 - IO port E reset"] #[inline(always)] pub fn gpioerst(&mut self) -> GPIOERST_W { GPIOERST_W { w: self } } #[doc = "Bit 3 - IO port D reset"] #[inline(always)] pub fn gpiodrst(&mut self) -> GPIODRST_W { GPIODRST_W { w: self } } #[doc = "Bit 2 - IO port C reset"] #[inline(always)] pub fn gpiocrst(&mut self) -> GPIOCRST_W { GPIOCRST_W { w: self } } #[doc = "Bit 1 - IO port B reset"] #[inline(always)] pub fn gpiobrst(&mut self) -> GPIOBRST_W { GPIOBRST_W { w: self } } #[doc = "Bit 0 - IO port A reset"] #[inline(always)] pub fn gpioarst(&mut self) -> GPIOARST_W { GPIOARST_W { w: self } } }