1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
#[doc = "Reader of register DCR"] pub type R = crate::R<u32, super::DCR>; #[doc = "Writer for register DCR"] pub type W = crate::W<u32, super::DCR>; #[doc = "Register DCR `reset()`'s with value 0"] impl crate::ResetValue for super::DCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DBL`"] pub type DBL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DBL`"] pub struct DBL_W<'a> { w: &'a mut W, } impl<'a> DBL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 8)) | (((value as u32) & 0x1f) << 8); self.w } } #[doc = "Reader of field `DBA`"] pub type DBA_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DBA`"] pub struct DBA_W<'a> { w: &'a mut W, } impl<'a> DBA_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } impl R { #[doc = "Bits 8:12 - DMA burst length"] #[inline(always)] pub fn dbl(&self) -> DBL_R { DBL_R::new(((self.bits >> 8) & 0x1f) as u8) } #[doc = "Bits 0:4 - DMA base address"] #[inline(always)] pub fn dba(&self) -> DBA_R { DBA_R::new((self.bits & 0x1f) as u8) } } impl W { #[doc = "Bits 8:12 - DMA burst length"] #[inline(always)] pub fn dbl(&mut self) -> DBL_W { DBL_W { w: self } } #[doc = "Bits 0:4 - DMA base address"] #[inline(always)] pub fn dba(&mut self) -> DBA_W { DBA_W { w: self } } }