1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460
#[doc = "Reader of register CR1"] pub type R = crate::R<u32, super::CR1>; #[doc = "Writer for register CR1"] pub type W = crate::W<u32, super::CR1>; #[doc = "Register CR1 `reset()`'s with value 0"] impl crate::ResetValue for super::CR1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Clock division\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CKD_A { #[doc = "0: t_DTS = t_CK_INT"] DIV1, #[doc = "1: t_DTS = 2 \u{d7} t_CK_INT"] DIV2, #[doc = "2: t_DTS = 4 \u{d7} t_CK_INT"] DIV4, } impl From<CKD_A> for u8 { #[inline(always)] fn from(variant: CKD_A) -> Self { match variant { CKD_A::DIV1 => 0, CKD_A::DIV2 => 1, CKD_A::DIV4 => 2, } } } #[doc = "Reader of field `CKD`"] pub type CKD_R = crate::R<u8, CKD_A>; impl CKD_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, CKD_A> { use crate::Variant::*; match self.bits { 0 => Val(CKD_A::DIV1), 1 => Val(CKD_A::DIV2), 2 => Val(CKD_A::DIV4), i => Res(i), } } #[doc = "Checks if the value of the field is `DIV1`"] #[inline(always)] pub fn is_div1(&self) -> bool { *self == CKD_A::DIV1 } #[doc = "Checks if the value of the field is `DIV2`"] #[inline(always)] pub fn is_div2(&self) -> bool { *self == CKD_A::DIV2 } #[doc = "Checks if the value of the field is `DIV4`"] #[inline(always)] pub fn is_div4(&self) -> bool { *self == CKD_A::DIV4 } } #[doc = "Write proxy for field `CKD`"] pub struct CKD_W<'a> { w: &'a mut W, } impl<'a> CKD_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CKD_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "t_DTS = t_CK_INT"] #[inline(always)] pub fn div1(self) -> &'a mut W { self.variant(CKD_A::DIV1) } #[doc = "t_DTS = 2 \u{d7} t_CK_INT"] #[inline(always)] pub fn div2(self) -> &'a mut W { self.variant(CKD_A::DIV2) } #[doc = "t_DTS = 4 \u{d7} t_CK_INT"] #[inline(always)] pub fn div4(self) -> &'a mut W { self.variant(CKD_A::DIV4) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8); self.w } } #[doc = "Auto-reload preload enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ARPE_A { #[doc = "0: TIMx_APRR register is not buffered"] DISABLED, #[doc = "1: TIMx_APRR register is buffered"] ENABLED, } impl From<ARPE_A> for bool { #[inline(always)] fn from(variant: ARPE_A) -> Self { match variant { ARPE_A::DISABLED => false, ARPE_A::ENABLED => true, } } } #[doc = "Reader of field `ARPE`"] pub type ARPE_R = crate::R<bool, ARPE_A>; impl ARPE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ARPE_A { match self.bits { false => ARPE_A::DISABLED, true => ARPE_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == ARPE_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == ARPE_A::ENABLED } } #[doc = "Write proxy for field `ARPE`"] pub struct ARPE_W<'a> { w: &'a mut W, } impl<'a> ARPE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ARPE_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "TIMx_APRR register is not buffered"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(ARPE_A::DISABLED) } #[doc = "TIMx_APRR register is buffered"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(ARPE_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Update request source\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum URS_A { #[doc = "0: Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request"] ANYEVENT, #[doc = "1: Only counter overflow/underflow generates an update interrupt or DMA request"] COUNTERONLY, } impl From<URS_A> for bool { #[inline(always)] fn from(variant: URS_A) -> Self { match variant { URS_A::ANYEVENT => false, URS_A::COUNTERONLY => true, } } } #[doc = "Reader of field `URS`"] pub type URS_R = crate::R<bool, URS_A>; impl URS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> URS_A { match self.bits { false => URS_A::ANYEVENT, true => URS_A::COUNTERONLY, } } #[doc = "Checks if the value of the field is `ANYEVENT`"] #[inline(always)] pub fn is_any_event(&self) -> bool { *self == URS_A::ANYEVENT } #[doc = "Checks if the value of the field is `COUNTERONLY`"] #[inline(always)] pub fn is_counter_only(&self) -> bool { *self == URS_A::COUNTERONLY } } #[doc = "Write proxy for field `URS`"] pub struct URS_W<'a> { w: &'a mut W, } impl<'a> URS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: URS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request"] #[inline(always)] pub fn any_event(self) -> &'a mut W { self.variant(URS_A::ANYEVENT) } #[doc = "Only counter overflow/underflow generates an update interrupt or DMA request"] #[inline(always)] pub fn counter_only(self) -> &'a mut W { self.variant(URS_A::COUNTERONLY) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Update disable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum UDIS_A { #[doc = "0: Update event enabled"] ENABLED, #[doc = "1: Update event disabled"] DISABLED, } impl From<UDIS_A> for bool { #[inline(always)] fn from(variant: UDIS_A) -> Self { match variant { UDIS_A::ENABLED => false, UDIS_A::DISABLED => true, } } } #[doc = "Reader of field `UDIS`"] pub type UDIS_R = crate::R<bool, UDIS_A>; impl UDIS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> UDIS_A { match self.bits { false => UDIS_A::ENABLED, true => UDIS_A::DISABLED, } } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == UDIS_A::ENABLED } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == UDIS_A::DISABLED } } #[doc = "Write proxy for field `UDIS`"] pub struct UDIS_W<'a> { w: &'a mut W, } impl<'a> UDIS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: UDIS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Update event enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(UDIS_A::ENABLED) } #[doc = "Update event disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(UDIS_A::DISABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Counter enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CEN_A { #[doc = "0: Counter disabled"] DISABLED, #[doc = "1: Counter enabled"] ENABLED, } impl From<CEN_A> for bool { #[inline(always)] fn from(variant: CEN_A) -> Self { match variant { CEN_A::DISABLED => false, CEN_A::ENABLED => true, } } } #[doc = "Reader of field `CEN`"] pub type CEN_R = crate::R<bool, CEN_A>; impl CEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CEN_A { match self.bits { false => CEN_A::DISABLED, true => CEN_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == CEN_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == CEN_A::ENABLED } } #[doc = "Write proxy for field `CEN`"] pub struct CEN_W<'a> { w: &'a mut W, } impl<'a> CEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Counter disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(CEN_A::DISABLED) } #[doc = "Counter enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(CEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 8:9 - Clock division"] #[inline(always)] pub fn ckd(&self) -> CKD_R { CKD_R::new(((self.bits >> 8) & 0x03) as u8) } #[doc = "Bit 7 - Auto-reload preload enable"] #[inline(always)] pub fn arpe(&self) -> ARPE_R { ARPE_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 2 - Update request source"] #[inline(always)] pub fn urs(&self) -> URS_R { URS_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - Update disable"] #[inline(always)] pub fn udis(&self) -> UDIS_R { UDIS_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - Counter enable"] #[inline(always)] pub fn cen(&self) -> CEN_R { CEN_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 8:9 - Clock division"] #[inline(always)] pub fn ckd(&mut self) -> CKD_W { CKD_W { w: self } } #[doc = "Bit 7 - Auto-reload preload enable"] #[inline(always)] pub fn arpe(&mut self) -> ARPE_W { ARPE_W { w: self } } #[doc = "Bit 2 - Update request source"] #[inline(always)] pub fn urs(&mut self) -> URS_W { URS_W { w: self } } #[doc = "Bit 1 - Update disable"] #[inline(always)] pub fn udis(&mut self) -> UDIS_W { UDIS_W { w: self } } #[doc = "Bit 0 - Counter enable"] #[inline(always)] pub fn cen(&mut self) -> CEN_W { CEN_W { w: self } } }