1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
#[doc = "Register `SMPR1` reader"]
pub struct R(crate::R<SMPR1_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<SMPR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<SMPR1_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<SMPR1_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `SMPR1` writer"]
pub struct W(crate::W<SMPR1_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<SMPR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<SMPR1_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<SMPR1_SPEC>) -> Self {
W(writer)
}
}
#[doc = "SMP9"]
pub use SMP1_A as SMP9_A;
#[doc = "SMP8"]
pub use SMP1_A as SMP8_A;
#[doc = "SMP7"]
pub use SMP1_A as SMP7_A;
#[doc = "SMP6"]
pub use SMP1_A as SMP6_A;
#[doc = "SMP5"]
pub use SMP1_A as SMP5_A;
#[doc = "SMP4"]
pub use SMP1_A as SMP4_A;
#[doc = "SMP3"]
pub use SMP1_A as SMP3_A;
#[doc = "SMP2"]
pub use SMP1_A as SMP2_A;
#[doc = "Field `SMP9` reader - SMP9"]
pub use SMP1_R as SMP9_R;
#[doc = "Field `SMP8` reader - SMP8"]
pub use SMP1_R as SMP8_R;
#[doc = "Field `SMP7` reader - SMP7"]
pub use SMP1_R as SMP7_R;
#[doc = "Field `SMP6` reader - SMP6"]
pub use SMP1_R as SMP6_R;
#[doc = "Field `SMP5` reader - SMP5"]
pub use SMP1_R as SMP5_R;
#[doc = "Field `SMP4` reader - SMP4"]
pub use SMP1_R as SMP4_R;
#[doc = "Field `SMP3` reader - SMP3"]
pub use SMP1_R as SMP3_R;
#[doc = "Field `SMP2` reader - SMP2"]
pub use SMP1_R as SMP2_R;
#[doc = "Field `SMP9` writer - SMP9"]
pub use SMP1_W as SMP9_W;
#[doc = "Field `SMP8` writer - SMP8"]
pub use SMP1_W as SMP8_W;
#[doc = "Field `SMP7` writer - SMP7"]
pub use SMP1_W as SMP7_W;
#[doc = "Field `SMP6` writer - SMP6"]
pub use SMP1_W as SMP6_W;
#[doc = "Field `SMP5` writer - SMP5"]
pub use SMP1_W as SMP5_W;
#[doc = "Field `SMP4` writer - SMP4"]
pub use SMP1_W as SMP4_W;
#[doc = "Field `SMP3` writer - SMP3"]
pub use SMP1_W as SMP3_W;
#[doc = "Field `SMP2` writer - SMP2"]
pub use SMP1_W as SMP2_W;
#[doc = "SMP1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum SMP1_A {
#[doc = "0: 1.5 ADC clock cycles"]
Cycles15 = 0,
#[doc = "1: 2.5 ADC clock cycles"]
Cycles25 = 1,
#[doc = "2: 4.5 ADC clock cycles"]
Cycles45 = 2,
#[doc = "3: 7.5 ADC clock cycles"]
Cycles75 = 3,
#[doc = "4: 19.5 ADC clock cycles"]
Cycles195 = 4,
#[doc = "5: 61.5 ADC clock cycles"]
Cycles615 = 5,
#[doc = "6: 181.5 ADC clock cycles"]
Cycles1815 = 6,
#[doc = "7: 601.5 ADC clock cycles"]
Cycles6015 = 7,
}
impl From<SMP1_A> for u8 {
#[inline(always)]
fn from(variant: SMP1_A) -> Self {
variant as _
}
}
#[doc = "Field `SMP1` reader - SMP1"]
pub type SMP1_R = crate::FieldReader<u8, SMP1_A>;
impl SMP1_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> SMP1_A {
match self.bits {
0 => SMP1_A::Cycles15,
1 => SMP1_A::Cycles25,
2 => SMP1_A::Cycles45,
3 => SMP1_A::Cycles75,
4 => SMP1_A::Cycles195,
5 => SMP1_A::Cycles615,
6 => SMP1_A::Cycles1815,
7 => SMP1_A::Cycles6015,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `Cycles15`"]
#[inline(always)]
pub fn is_cycles1_5(&self) -> bool {
*self == SMP1_A::Cycles15
}
#[doc = "Checks if the value of the field is `Cycles25`"]
#[inline(always)]
pub fn is_cycles2_5(&self) -> bool {
*self == SMP1_A::Cycles25
}
#[doc = "Checks if the value of the field is `Cycles45`"]
#[inline(always)]
pub fn is_cycles4_5(&self) -> bool {
*self == SMP1_A::Cycles45
}
#[doc = "Checks if the value of the field is `Cycles75`"]
#[inline(always)]
pub fn is_cycles7_5(&self) -> bool {
*self == SMP1_A::Cycles75
}
#[doc = "Checks if the value of the field is `Cycles195`"]
#[inline(always)]
pub fn is_cycles19_5(&self) -> bool {
*self == SMP1_A::Cycles195
}
#[doc = "Checks if the value of the field is `Cycles615`"]
#[inline(always)]
pub fn is_cycles61_5(&self) -> bool {
*self == SMP1_A::Cycles615
}
#[doc = "Checks if the value of the field is `Cycles1815`"]
#[inline(always)]
pub fn is_cycles181_5(&self) -> bool {
*self == SMP1_A::Cycles1815
}
#[doc = "Checks if the value of the field is `Cycles6015`"]
#[inline(always)]
pub fn is_cycles601_5(&self) -> bool {
*self == SMP1_A::Cycles6015
}
}
#[doc = "Field `SMP1` writer - SMP1"]
pub type SMP1_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, SMPR1_SPEC, u8, SMP1_A, 3, O>;
impl<'a, const O: u8> SMP1_W<'a, O> {
#[doc = "1.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles1_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles15)
}
#[doc = "2.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles2_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles25)
}
#[doc = "4.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles4_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles45)
}
#[doc = "7.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles7_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles75)
}
#[doc = "19.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles19_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles195)
}
#[doc = "61.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles61_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles615)
}
#[doc = "181.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles181_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles1815)
}
#[doc = "601.5 ADC clock cycles"]
#[inline(always)]
pub fn cycles601_5(self) -> &'a mut W {
self.variant(SMP1_A::Cycles6015)
}
}
impl R {
#[doc = "Bits 27:29 - SMP9"]
#[inline(always)]
pub fn smp9(&self) -> SMP9_R {
SMP9_R::new(((self.bits >> 27) & 7) as u8)
}
#[doc = "Bits 24:26 - SMP8"]
#[inline(always)]
pub fn smp8(&self) -> SMP8_R {
SMP8_R::new(((self.bits >> 24) & 7) as u8)
}
#[doc = "Bits 21:23 - SMP7"]
#[inline(always)]
pub fn smp7(&self) -> SMP7_R {
SMP7_R::new(((self.bits >> 21) & 7) as u8)
}
#[doc = "Bits 18:20 - SMP6"]
#[inline(always)]
pub fn smp6(&self) -> SMP6_R {
SMP6_R::new(((self.bits >> 18) & 7) as u8)
}
#[doc = "Bits 15:17 - SMP5"]
#[inline(always)]
pub fn smp5(&self) -> SMP5_R {
SMP5_R::new(((self.bits >> 15) & 7) as u8)
}
#[doc = "Bits 12:14 - SMP4"]
#[inline(always)]
pub fn smp4(&self) -> SMP4_R {
SMP4_R::new(((self.bits >> 12) & 7) as u8)
}
#[doc = "Bits 9:11 - SMP3"]
#[inline(always)]
pub fn smp3(&self) -> SMP3_R {
SMP3_R::new(((self.bits >> 9) & 7) as u8)
}
#[doc = "Bits 6:8 - SMP2"]
#[inline(always)]
pub fn smp2(&self) -> SMP2_R {
SMP2_R::new(((self.bits >> 6) & 7) as u8)
}
#[doc = "Bits 3:5 - SMP1"]
#[inline(always)]
pub fn smp1(&self) -> SMP1_R {
SMP1_R::new(((self.bits >> 3) & 7) as u8)
}
}
impl W {
#[doc = "Bits 27:29 - SMP9"]
#[inline(always)]
pub fn smp9(&mut self) -> SMP9_W<27> {
SMP9_W::new(self)
}
#[doc = "Bits 24:26 - SMP8"]
#[inline(always)]
pub fn smp8(&mut self) -> SMP8_W<24> {
SMP8_W::new(self)
}
#[doc = "Bits 21:23 - SMP7"]
#[inline(always)]
pub fn smp7(&mut self) -> SMP7_W<21> {
SMP7_W::new(self)
}
#[doc = "Bits 18:20 - SMP6"]
#[inline(always)]
pub fn smp6(&mut self) -> SMP6_W<18> {
SMP6_W::new(self)
}
#[doc = "Bits 15:17 - SMP5"]
#[inline(always)]
pub fn smp5(&mut self) -> SMP5_W<15> {
SMP5_W::new(self)
}
#[doc = "Bits 12:14 - SMP4"]
#[inline(always)]
pub fn smp4(&mut self) -> SMP4_W<12> {
SMP4_W::new(self)
}
#[doc = "Bits 9:11 - SMP3"]
#[inline(always)]
pub fn smp3(&mut self) -> SMP3_W<9> {
SMP3_W::new(self)
}
#[doc = "Bits 6:8 - SMP2"]
#[inline(always)]
pub fn smp2(&mut self) -> SMP2_W<6> {
SMP2_W::new(self)
}
#[doc = "Bits 3:5 - SMP1"]
#[inline(always)]
pub fn smp1(&mut self) -> SMP1_W<3> {
SMP1_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "sample time register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [smpr1](index.html) module"]
pub struct SMPR1_SPEC;
impl crate::RegisterSpec for SMPR1_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [smpr1::R](R) reader structure"]
impl crate::Readable for SMPR1_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [smpr1::W](W) writer structure"]
impl crate::Writable for SMPR1_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets SMPR1 to value 0"]
impl crate::Resettable for SMPR1_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
