1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
#[doc = "Register `DIFSEL` reader"]
pub struct R(crate::R<DIFSEL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DIFSEL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DIFSEL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DIFSEL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DIFSEL` writer"]
pub struct W(crate::W<DIFSEL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DIFSEL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DIFSEL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DIFSEL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Differential mode for channels 15 to 1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DIFSEL_10_A {
#[doc = "0: Input channel is configured in single-ended mode"]
SingleEnded = 0,
#[doc = "1: Input channel is configured in differential mode"]
Differential = 1,
}
impl From<DIFSEL_10_A> for bool {
#[inline(always)]
fn from(variant: DIFSEL_10_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `DIFSEL_10` reader - Differential mode for channels 15 to 1"]
pub type DIFSEL_10_R = crate::BitReader<DIFSEL_10_A>;
impl DIFSEL_10_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DIFSEL_10_A {
match self.bits {
false => DIFSEL_10_A::SingleEnded,
true => DIFSEL_10_A::Differential,
}
}
#[doc = "Checks if the value of the field is `SingleEnded`"]
#[inline(always)]
pub fn is_single_ended(&self) -> bool {
*self == DIFSEL_10_A::SingleEnded
}
#[doc = "Checks if the value of the field is `Differential`"]
#[inline(always)]
pub fn is_differential(&self) -> bool {
*self == DIFSEL_10_A::Differential
}
}
#[doc = "Field `DIFSEL_10` writer - Differential mode for channels 15 to 1"]
pub type DIFSEL_10_W<'a, const O: u8> = crate::BitWriter<'a, u32, DIFSEL_SPEC, DIFSEL_10_A, O>;
impl<'a, const O: u8> DIFSEL_10_W<'a, O> {
#[doc = "Input channel is configured in single-ended mode"]
#[inline(always)]
pub fn single_ended(self) -> &'a mut W {
self.variant(DIFSEL_10_A::SingleEnded)
}
#[doc = "Input channel is configured in differential mode"]
#[inline(always)]
pub fn differential(self) -> &'a mut W {
self.variant(DIFSEL_10_A::Differential)
}
}
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_11_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_12_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_13_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_14_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_15_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_16_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_17_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_18_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_19_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_110_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_111_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_112_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_113_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_114_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_115_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_116_A;
#[doc = "Differential mode for channels 15 to 1"]
pub use DIFSEL_10_A as DIFSEL_117_A;
#[doc = "Field `DIFSEL_11` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_11_R;
#[doc = "Field `DIFSEL_12` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_12_R;
#[doc = "Field `DIFSEL_13` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_13_R;
#[doc = "Field `DIFSEL_14` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_14_R;
#[doc = "Field `DIFSEL_15` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_15_R;
#[doc = "Field `DIFSEL_16` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_16_R;
#[doc = "Field `DIFSEL_17` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_17_R;
#[doc = "Field `DIFSEL_18` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_18_R;
#[doc = "Field `DIFSEL_19` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_19_R;
#[doc = "Field `DIFSEL_110` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_110_R;
#[doc = "Field `DIFSEL_111` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_111_R;
#[doc = "Field `DIFSEL_112` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_112_R;
#[doc = "Field `DIFSEL_113` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_113_R;
#[doc = "Field `DIFSEL_114` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_114_R;
#[doc = "Field `DIFSEL_115` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_115_R;
#[doc = "Field `DIFSEL_116` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_116_R;
#[doc = "Field `DIFSEL_117` reader - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_R as DIFSEL_117_R;
#[doc = "Field `DIFSEL_11` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_11_W;
#[doc = "Field `DIFSEL_12` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_12_W;
#[doc = "Field `DIFSEL_13` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_13_W;
#[doc = "Field `DIFSEL_14` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_14_W;
#[doc = "Field `DIFSEL_15` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_15_W;
#[doc = "Field `DIFSEL_16` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_16_W;
#[doc = "Field `DIFSEL_17` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_17_W;
#[doc = "Field `DIFSEL_18` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_18_W;
#[doc = "Field `DIFSEL_19` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_19_W;
#[doc = "Field `DIFSEL_110` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_110_W;
#[doc = "Field `DIFSEL_111` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_111_W;
#[doc = "Field `DIFSEL_112` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_112_W;
#[doc = "Field `DIFSEL_113` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_113_W;
#[doc = "Field `DIFSEL_114` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_114_W;
#[doc = "Field `DIFSEL_115` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_115_W;
#[doc = "Field `DIFSEL_116` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_116_W;
#[doc = "Field `DIFSEL_117` writer - Differential mode for channels 15 to 1"]
pub use DIFSEL_10_W as DIFSEL_117_W;
impl R {
#[doc = "Bit 1 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_10(&self) -> DIFSEL_10_R {
DIFSEL_10_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_11(&self) -> DIFSEL_11_R {
DIFSEL_11_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_12(&self) -> DIFSEL_12_R {
DIFSEL_12_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_13(&self) -> DIFSEL_13_R {
DIFSEL_13_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_14(&self) -> DIFSEL_14_R {
DIFSEL_14_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_15(&self) -> DIFSEL_15_R {
DIFSEL_15_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_16(&self) -> DIFSEL_16_R {
DIFSEL_16_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_17(&self) -> DIFSEL_17_R {
DIFSEL_17_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 9 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_18(&self) -> DIFSEL_18_R {
DIFSEL_18_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 10 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_19(&self) -> DIFSEL_19_R {
DIFSEL_19_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 11 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_110(&self) -> DIFSEL_110_R {
DIFSEL_110_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_111(&self) -> DIFSEL_111_R {
DIFSEL_111_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 13 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_112(&self) -> DIFSEL_112_R {
DIFSEL_112_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 14 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_113(&self) -> DIFSEL_113_R {
DIFSEL_113_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 15 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_114(&self) -> DIFSEL_114_R {
DIFSEL_114_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 16 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_115(&self) -> DIFSEL_115_R {
DIFSEL_115_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 17 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_116(&self) -> DIFSEL_116_R {
DIFSEL_116_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 18 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_117(&self) -> DIFSEL_117_R {
DIFSEL_117_R::new(((self.bits >> 18) & 1) != 0)
}
}
impl W {
#[doc = "Bit 1 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_10(&mut self) -> DIFSEL_10_W<1> {
DIFSEL_10_W::new(self)
}
#[doc = "Bit 2 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_11(&mut self) -> DIFSEL_11_W<2> {
DIFSEL_11_W::new(self)
}
#[doc = "Bit 3 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_12(&mut self) -> DIFSEL_12_W<3> {
DIFSEL_12_W::new(self)
}
#[doc = "Bit 4 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_13(&mut self) -> DIFSEL_13_W<4> {
DIFSEL_13_W::new(self)
}
#[doc = "Bit 5 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_14(&mut self) -> DIFSEL_14_W<5> {
DIFSEL_14_W::new(self)
}
#[doc = "Bit 6 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_15(&mut self) -> DIFSEL_15_W<6> {
DIFSEL_15_W::new(self)
}
#[doc = "Bit 7 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_16(&mut self) -> DIFSEL_16_W<7> {
DIFSEL_16_W::new(self)
}
#[doc = "Bit 8 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_17(&mut self) -> DIFSEL_17_W<8> {
DIFSEL_17_W::new(self)
}
#[doc = "Bit 9 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_18(&mut self) -> DIFSEL_18_W<9> {
DIFSEL_18_W::new(self)
}
#[doc = "Bit 10 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_19(&mut self) -> DIFSEL_19_W<10> {
DIFSEL_19_W::new(self)
}
#[doc = "Bit 11 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_110(&mut self) -> DIFSEL_110_W<11> {
DIFSEL_110_W::new(self)
}
#[doc = "Bit 12 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_111(&mut self) -> DIFSEL_111_W<12> {
DIFSEL_111_W::new(self)
}
#[doc = "Bit 13 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_112(&mut self) -> DIFSEL_112_W<13> {
DIFSEL_112_W::new(self)
}
#[doc = "Bit 14 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_113(&mut self) -> DIFSEL_113_W<14> {
DIFSEL_113_W::new(self)
}
#[doc = "Bit 15 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_114(&mut self) -> DIFSEL_114_W<15> {
DIFSEL_114_W::new(self)
}
#[doc = "Bit 16 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_115(&mut self) -> DIFSEL_115_W<16> {
DIFSEL_115_W::new(self)
}
#[doc = "Bit 17 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_116(&mut self) -> DIFSEL_116_W<17> {
DIFSEL_116_W::new(self)
}
#[doc = "Bit 18 - Differential mode for channels 15 to 1"]
#[inline(always)]
pub fn difsel_117(&mut self) -> DIFSEL_117_W<18> {
DIFSEL_117_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Differential Mode Selection Register 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [difsel](index.html) module"]
pub struct DIFSEL_SPEC;
impl crate::RegisterSpec for DIFSEL_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [difsel::R](R) reader structure"]
impl crate::Readable for DIFSEL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [difsel::W](W) writer structure"]
impl crate::Writable for DIFSEL_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets DIFSEL to value 0"]
impl crate::Resettable for DIFSEL_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
