1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180

#[doc = "Reader of register IDR"]
pub type R = crate::R<u32, super::IDR>;
#[doc = "Port input data (y = 0..15)\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum IDR15_A {
    #[doc = "1: Input is logic high"]
    HIGH = 1,
    #[doc = "0: Input is logic low"]
    LOW = 0,
}
impl From<IDR15_A> for bool {
    #[inline(always)]
    fn from(variant: IDR15_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `IDR15`"]
pub type IDR15_R = crate::R<bool, IDR15_A>;
impl IDR15_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> IDR15_A {
        match self.bits {
            true => IDR15_A::HIGH,
            false => IDR15_A::LOW,
        }
    }
    #[doc = "Checks if the value of the field is `HIGH`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == IDR15_A::HIGH
    }
    #[doc = "Checks if the value of the field is `LOW`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == IDR15_A::LOW
    }
}
#[doc = "Port input data (y = 0..15)"]
pub type IDR14_A = IDR15_A;
#[doc = "Reader of field `IDR14`"]
pub type IDR14_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR13_A = IDR15_A;
#[doc = "Reader of field `IDR13`"]
pub type IDR13_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR12_A = IDR15_A;
#[doc = "Reader of field `IDR12`"]
pub type IDR12_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR11_A = IDR15_A;
#[doc = "Reader of field `IDR11`"]
pub type IDR11_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR10_A = IDR15_A;
#[doc = "Reader of field `IDR10`"]
pub type IDR10_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR9_A = IDR15_A;
#[doc = "Reader of field `IDR9`"]
pub type IDR9_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR8_A = IDR15_A;
#[doc = "Reader of field `IDR8`"]
pub type IDR8_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR7_A = IDR15_A;
#[doc = "Reader of field `IDR7`"]
pub type IDR7_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR6_A = IDR15_A;
#[doc = "Reader of field `IDR6`"]
pub type IDR6_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR5_A = IDR15_A;
#[doc = "Reader of field `IDR5`"]
pub type IDR5_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR4_A = IDR15_A;
#[doc = "Reader of field `IDR4`"]
pub type IDR4_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR3_A = IDR15_A;
#[doc = "Reader of field `IDR3`"]
pub type IDR3_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR2_A = IDR15_A;
#[doc = "Reader of field `IDR2`"]
pub type IDR2_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR1_A = IDR15_A;
#[doc = "Reader of field `IDR1`"]
pub type IDR1_R = crate::R<bool, IDR15_A>;
#[doc = "Port input data (y = 0..15)"]
pub type IDR0_A = IDR15_A;
#[doc = "Reader of field `IDR0`"]
pub type IDR0_R = crate::R<bool, IDR15_A>;
impl R {
    #[doc = "Bit 15 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr15(&self) -> IDR15_R {
        IDR15_R::new(((self.bits >> 15) & 0x01) != 0)
    }
    #[doc = "Bit 14 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr14(&self) -> IDR14_R {
        IDR14_R::new(((self.bits >> 14) & 0x01) != 0)
    }
    #[doc = "Bit 13 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr13(&self) -> IDR13_R {
        IDR13_R::new(((self.bits >> 13) & 0x01) != 0)
    }
    #[doc = "Bit 12 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr12(&self) -> IDR12_R {
        IDR12_R::new(((self.bits >> 12) & 0x01) != 0)
    }
    #[doc = "Bit 11 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr11(&self) -> IDR11_R {
        IDR11_R::new(((self.bits >> 11) & 0x01) != 0)
    }
    #[doc = "Bit 10 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr10(&self) -> IDR10_R {
        IDR10_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    #[doc = "Bit 9 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr9(&self) -> IDR9_R {
        IDR9_R::new(((self.bits >> 9) & 0x01) != 0)
    }
    #[doc = "Bit 8 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr8(&self) -> IDR8_R {
        IDR8_R::new(((self.bits >> 8) & 0x01) != 0)
    }
    #[doc = "Bit 7 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr7(&self) -> IDR7_R {
        IDR7_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    #[doc = "Bit 6 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr6(&self) -> IDR6_R {
        IDR6_R::new(((self.bits >> 6) & 0x01) != 0)
    }
    #[doc = "Bit 5 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr5(&self) -> IDR5_R {
        IDR5_R::new(((self.bits >> 5) & 0x01) != 0)
    }
    #[doc = "Bit 4 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr4(&self) -> IDR4_R {
        IDR4_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    #[doc = "Bit 3 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr3(&self) -> IDR3_R {
        IDR3_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    #[doc = "Bit 2 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr2(&self) -> IDR2_R {
        IDR2_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 1 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr1(&self) -> IDR1_R {
        IDR1_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 0 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr0(&self) -> IDR0_R {
        IDR0_R::new((self.bits & 0x01) != 0)
    }
}