1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
#[doc = "Register `MACCR` reader"]
pub struct R(crate::R<MACCR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<MACCR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<MACCR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<MACCR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `MACCR` writer"]
pub struct W(crate::W<MACCR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<MACCR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<MACCR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<MACCR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RE` reader - Receiver enable"]
pub type RE_R = crate::BitReader<bool>;
#[doc = "Field `RE` writer - Receiver enable"]
pub type RE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `TE` reader - Transmitter enable"]
pub type TE_R = crate::BitReader<bool>;
#[doc = "Field `TE` writer - Transmitter enable"]
pub type TE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `DC` reader - Deferral check"]
pub type DC_R = crate::BitReader<bool>;
#[doc = "Field `DC` writer - Deferral check"]
pub type DC_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `BL` reader - Back-off limit"]
pub type BL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `BL` writer - Back-off limit"]
pub type BL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MACCR_SPEC, u8, u8, 2, O>;
#[doc = "Field `APCS` reader - Automatic pad/CRC stripping"]
pub type APCS_R = crate::BitReader<bool>;
#[doc = "Field `APCS` writer - Automatic pad/CRC stripping"]
pub type APCS_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `RD` reader - Retry disable"]
pub type RD_R = crate::BitReader<bool>;
#[doc = "Field `RD` writer - Retry disable"]
pub type RD_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `IPCO` reader - IPv4 checksum offload"]
pub type IPCO_R = crate::BitReader<bool>;
#[doc = "Field `IPCO` writer - IPv4 checksum offload"]
pub type IPCO_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `DM` reader - Duplex mode"]
pub type DM_R = crate::BitReader<bool>;
#[doc = "Field `DM` writer - Duplex mode"]
pub type DM_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `LM` reader - Loopback mode"]
pub type LM_R = crate::BitReader<bool>;
#[doc = "Field `LM` writer - Loopback mode"]
pub type LM_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `ROD` reader - Receive own disable"]
pub type ROD_R = crate::BitReader<bool>;
#[doc = "Field `ROD` writer - Receive own disable"]
pub type ROD_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `FES` reader - Fast Ethernet speed"]
pub type FES_R = crate::BitReader<bool>;
#[doc = "Field `FES` writer - Fast Ethernet speed"]
pub type FES_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `CSD` reader - Carrier sense disable"]
pub type CSD_R = crate::BitReader<bool>;
#[doc = "Field `CSD` writer - Carrier sense disable"]
pub type CSD_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `IFG` reader - Interframe gap"]
pub type IFG_R = crate::FieldReader<u8, u8>;
#[doc = "Field `IFG` writer - Interframe gap"]
pub type IFG_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MACCR_SPEC, u8, u8, 3, O>;
#[doc = "Field `JD` reader - Jabber disable"]
pub type JD_R = crate::BitReader<bool>;
#[doc = "Field `JD` writer - Jabber disable"]
pub type JD_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
#[doc = "Field `WD` reader - Watchdog disable"]
pub type WD_R = crate::BitReader<bool>;
#[doc = "Field `WD` writer - Watchdog disable"]
pub type WD_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACCR_SPEC, bool, O>;
impl R {
#[doc = "Bit 2 - Receiver enable"]
#[inline(always)]
pub fn re(&self) -> RE_R {
RE_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - Transmitter enable"]
#[inline(always)]
pub fn te(&self) -> TE_R {
TE_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - Deferral check"]
#[inline(always)]
pub fn dc(&self) -> DC_R {
DC_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bits 5:6 - Back-off limit"]
#[inline(always)]
pub fn bl(&self) -> BL_R {
BL_R::new(((self.bits >> 5) & 3) as u8)
}
#[doc = "Bit 7 - Automatic pad/CRC stripping"]
#[inline(always)]
pub fn apcs(&self) -> APCS_R {
APCS_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 9 - Retry disable"]
#[inline(always)]
pub fn rd(&self) -> RD_R {
RD_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 10 - IPv4 checksum offload"]
#[inline(always)]
pub fn ipco(&self) -> IPCO_R {
IPCO_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 11 - Duplex mode"]
#[inline(always)]
pub fn dm(&self) -> DM_R {
DM_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - Loopback mode"]
#[inline(always)]
pub fn lm(&self) -> LM_R {
LM_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 13 - Receive own disable"]
#[inline(always)]
pub fn rod(&self) -> ROD_R {
ROD_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 14 - Fast Ethernet speed"]
#[inline(always)]
pub fn fes(&self) -> FES_R {
FES_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 16 - Carrier sense disable"]
#[inline(always)]
pub fn csd(&self) -> CSD_R {
CSD_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bits 17:19 - Interframe gap"]
#[inline(always)]
pub fn ifg(&self) -> IFG_R {
IFG_R::new(((self.bits >> 17) & 7) as u8)
}
#[doc = "Bit 22 - Jabber disable"]
#[inline(always)]
pub fn jd(&self) -> JD_R {
JD_R::new(((self.bits >> 22) & 1) != 0)
}
#[doc = "Bit 23 - Watchdog disable"]
#[inline(always)]
pub fn wd(&self) -> WD_R {
WD_R::new(((self.bits >> 23) & 1) != 0)
}
}
impl W {
#[doc = "Bit 2 - Receiver enable"]
#[inline(always)]
pub fn re(&mut self) -> RE_W<2> {
RE_W::new(self)
}
#[doc = "Bit 3 - Transmitter enable"]
#[inline(always)]
pub fn te(&mut self) -> TE_W<3> {
TE_W::new(self)
}
#[doc = "Bit 4 - Deferral check"]
#[inline(always)]
pub fn dc(&mut self) -> DC_W<4> {
DC_W::new(self)
}
#[doc = "Bits 5:6 - Back-off limit"]
#[inline(always)]
pub fn bl(&mut self) -> BL_W<5> {
BL_W::new(self)
}
#[doc = "Bit 7 - Automatic pad/CRC stripping"]
#[inline(always)]
pub fn apcs(&mut self) -> APCS_W<7> {
APCS_W::new(self)
}
#[doc = "Bit 9 - Retry disable"]
#[inline(always)]
pub fn rd(&mut self) -> RD_W<9> {
RD_W::new(self)
}
#[doc = "Bit 10 - IPv4 checksum offload"]
#[inline(always)]
pub fn ipco(&mut self) -> IPCO_W<10> {
IPCO_W::new(self)
}
#[doc = "Bit 11 - Duplex mode"]
#[inline(always)]
pub fn dm(&mut self) -> DM_W<11> {
DM_W::new(self)
}
#[doc = "Bit 12 - Loopback mode"]
#[inline(always)]
pub fn lm(&mut self) -> LM_W<12> {
LM_W::new(self)
}
#[doc = "Bit 13 - Receive own disable"]
#[inline(always)]
pub fn rod(&mut self) -> ROD_W<13> {
ROD_W::new(self)
}
#[doc = "Bit 14 - Fast Ethernet speed"]
#[inline(always)]
pub fn fes(&mut self) -> FES_W<14> {
FES_W::new(self)
}
#[doc = "Bit 16 - Carrier sense disable"]
#[inline(always)]
pub fn csd(&mut self) -> CSD_W<16> {
CSD_W::new(self)
}
#[doc = "Bits 17:19 - Interframe gap"]
#[inline(always)]
pub fn ifg(&mut self) -> IFG_W<17> {
IFG_W::new(self)
}
#[doc = "Bit 22 - Jabber disable"]
#[inline(always)]
pub fn jd(&mut self) -> JD_W<22> {
JD_W::new(self)
}
#[doc = "Bit 23 - Watchdog disable"]
#[inline(always)]
pub fn wd(&mut self) -> WD_W<23> {
WD_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Ethernet MAC configuration register (ETH_MACCR)\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [maccr](index.html) module"]
pub struct MACCR_SPEC;
impl crate::RegisterSpec for MACCR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [maccr::R](R) reader structure"]
impl crate::Readable for MACCR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [maccr::W](W) writer structure"]
impl crate::Writable for MACCR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets MACCR to value 0x8000"]
impl crate::Resettable for MACCR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x8000
}
}
