1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
#[doc = "Register `APB1RSTR` reader"]
pub struct R(crate::R<APB1RSTR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<APB1RSTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<APB1RSTR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<APB1RSTR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `APB1RSTR` writer"]
pub struct W(crate::W<APB1RSTR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<APB1RSTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<APB1RSTR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<APB1RSTR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Timer 2 reset\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum TIM2RST_A {
#[doc = "1: Reset the selected module"]
Reset = 1,
}
impl From<TIM2RST_A> for bool {
#[inline(always)]
fn from(variant: TIM2RST_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `TIM2RST` reader - Timer 2 reset"]
pub type TIM2RST_R = crate::BitReader<TIM2RST_A>;
impl TIM2RST_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<TIM2RST_A> {
match self.bits {
true => Some(TIM2RST_A::Reset),
_ => None,
}
}
#[doc = "Checks if the value of the field is `Reset`"]
#[inline(always)]
pub fn is_reset(&self) -> bool {
*self == TIM2RST_A::Reset
}
}
#[doc = "Field `TIM2RST` writer - Timer 2 reset"]
pub type TIM2RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1RSTR_SPEC, TIM2RST_A, O>;
impl<'a, const O: u8> TIM2RST_W<'a, O> {
#[doc = "Reset the selected module"]
#[inline(always)]
pub fn reset(self) -> &'a mut W {
self.variant(TIM2RST_A::Reset)
}
}
#[doc = "Timer 3 reset"]
pub use TIM2RST_A as TIM3RST_A;
#[doc = "Window watchdog reset"]
pub use TIM2RST_A as WWDGRST_A;
#[doc = "USART 2 reset"]
pub use TIM2RST_A as USART2RST_A;
#[doc = "I2C1 reset"]
pub use TIM2RST_A as I2C1RST_A;
#[doc = "Backup interface reset"]
pub use TIM2RST_A as BKPRST_A;
#[doc = "Power interface reset"]
pub use TIM2RST_A as PWRRST_A;
#[doc = "USB reset"]
pub use TIM2RST_A as USBRST_A;
#[doc = "I2C2 reset"]
pub use TIM2RST_A as I2C2RST_A;
#[doc = "USART3 reset"]
pub use TIM2RST_A as USART3RST_A;
#[doc = "SPI2 reset"]
pub use TIM2RST_A as SPI2RST_A;
#[doc = "TIM4 timer reset"]
pub use TIM2RST_A as TIM4RST_A;
#[doc = "Field `TIM3RST` reader - Timer 3 reset"]
pub use TIM2RST_R as TIM3RST_R;
#[doc = "Field `WWDGRST` reader - Window watchdog reset"]
pub use TIM2RST_R as WWDGRST_R;
#[doc = "Field `USART2RST` reader - USART 2 reset"]
pub use TIM2RST_R as USART2RST_R;
#[doc = "Field `I2C1RST` reader - I2C1 reset"]
pub use TIM2RST_R as I2C1RST_R;
#[doc = "Field `BKPRST` reader - Backup interface reset"]
pub use TIM2RST_R as BKPRST_R;
#[doc = "Field `PWRRST` reader - Power interface reset"]
pub use TIM2RST_R as PWRRST_R;
#[doc = "Field `USBRST` reader - USB reset"]
pub use TIM2RST_R as USBRST_R;
#[doc = "Field `I2C2RST` reader - I2C2 reset"]
pub use TIM2RST_R as I2C2RST_R;
#[doc = "Field `USART3RST` reader - USART3 reset"]
pub use TIM2RST_R as USART3RST_R;
#[doc = "Field `SPI2RST` reader - SPI2 reset"]
pub use TIM2RST_R as SPI2RST_R;
#[doc = "Field `TIM4RST` reader - TIM4 timer reset"]
pub use TIM2RST_R as TIM4RST_R;
#[doc = "Field `TIM3RST` writer - Timer 3 reset"]
pub use TIM2RST_W as TIM3RST_W;
#[doc = "Field `WWDGRST` writer - Window watchdog reset"]
pub use TIM2RST_W as WWDGRST_W;
#[doc = "Field `USART2RST` writer - USART 2 reset"]
pub use TIM2RST_W as USART2RST_W;
#[doc = "Field `I2C1RST` writer - I2C1 reset"]
pub use TIM2RST_W as I2C1RST_W;
#[doc = "Field `BKPRST` writer - Backup interface reset"]
pub use TIM2RST_W as BKPRST_W;
#[doc = "Field `PWRRST` writer - Power interface reset"]
pub use TIM2RST_W as PWRRST_W;
#[doc = "Field `USBRST` writer - USB reset"]
pub use TIM2RST_W as USBRST_W;
#[doc = "Field `I2C2RST` writer - I2C2 reset"]
pub use TIM2RST_W as I2C2RST_W;
#[doc = "Field `USART3RST` writer - USART3 reset"]
pub use TIM2RST_W as USART3RST_W;
#[doc = "Field `SPI2RST` writer - SPI2 reset"]
pub use TIM2RST_W as SPI2RST_W;
#[doc = "Field `TIM4RST` writer - TIM4 timer reset"]
pub use TIM2RST_W as TIM4RST_W;
impl R {
#[doc = "Bit 0 - Timer 2 reset"]
#[inline(always)]
pub fn tim2rst(&self) -> TIM2RST_R {
TIM2RST_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - Timer 3 reset"]
#[inline(always)]
pub fn tim3rst(&self) -> TIM3RST_R {
TIM3RST_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 11 - Window watchdog reset"]
#[inline(always)]
pub fn wwdgrst(&self) -> WWDGRST_R {
WWDGRST_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 17 - USART 2 reset"]
#[inline(always)]
pub fn usart2rst(&self) -> USART2RST_R {
USART2RST_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 21 - I2C1 reset"]
#[inline(always)]
pub fn i2c1rst(&self) -> I2C1RST_R {
I2C1RST_R::new(((self.bits >> 21) & 1) != 0)
}
#[doc = "Bit 27 - Backup interface reset"]
#[inline(always)]
pub fn bkprst(&self) -> BKPRST_R {
BKPRST_R::new(((self.bits >> 27) & 1) != 0)
}
#[doc = "Bit 28 - Power interface reset"]
#[inline(always)]
pub fn pwrrst(&self) -> PWRRST_R {
PWRRST_R::new(((self.bits >> 28) & 1) != 0)
}
#[doc = "Bit 23 - USB reset"]
#[inline(always)]
pub fn usbrst(&self) -> USBRST_R {
USBRST_R::new(((self.bits >> 23) & 1) != 0)
}
#[doc = "Bit 22 - I2C2 reset"]
#[inline(always)]
pub fn i2c2rst(&self) -> I2C2RST_R {
I2C2RST_R::new(((self.bits >> 22) & 1) != 0)
}
#[doc = "Bit 18 - USART3 reset"]
#[inline(always)]
pub fn usart3rst(&self) -> USART3RST_R {
USART3RST_R::new(((self.bits >> 18) & 1) != 0)
}
#[doc = "Bit 14 - SPI2 reset"]
#[inline(always)]
pub fn spi2rst(&self) -> SPI2RST_R {
SPI2RST_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 2 - TIM4 timer reset"]
#[inline(always)]
pub fn tim4rst(&self) -> TIM4RST_R {
TIM4RST_R::new(((self.bits >> 2) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - Timer 2 reset"]
#[inline(always)]
pub fn tim2rst(&mut self) -> TIM2RST_W<0> {
TIM2RST_W::new(self)
}
#[doc = "Bit 1 - Timer 3 reset"]
#[inline(always)]
pub fn tim3rst(&mut self) -> TIM3RST_W<1> {
TIM3RST_W::new(self)
}
#[doc = "Bit 11 - Window watchdog reset"]
#[inline(always)]
pub fn wwdgrst(&mut self) -> WWDGRST_W<11> {
WWDGRST_W::new(self)
}
#[doc = "Bit 17 - USART 2 reset"]
#[inline(always)]
pub fn usart2rst(&mut self) -> USART2RST_W<17> {
USART2RST_W::new(self)
}
#[doc = "Bit 21 - I2C1 reset"]
#[inline(always)]
pub fn i2c1rst(&mut self) -> I2C1RST_W<21> {
I2C1RST_W::new(self)
}
#[doc = "Bit 27 - Backup interface reset"]
#[inline(always)]
pub fn bkprst(&mut self) -> BKPRST_W<27> {
BKPRST_W::new(self)
}
#[doc = "Bit 28 - Power interface reset"]
#[inline(always)]
pub fn pwrrst(&mut self) -> PWRRST_W<28> {
PWRRST_W::new(self)
}
#[doc = "Bit 23 - USB reset"]
#[inline(always)]
pub fn usbrst(&mut self) -> USBRST_W<23> {
USBRST_W::new(self)
}
#[doc = "Bit 22 - I2C2 reset"]
#[inline(always)]
pub fn i2c2rst(&mut self) -> I2C2RST_W<22> {
I2C2RST_W::new(self)
}
#[doc = "Bit 18 - USART3 reset"]
#[inline(always)]
pub fn usart3rst(&mut self) -> USART3RST_W<18> {
USART3RST_W::new(self)
}
#[doc = "Bit 14 - SPI2 reset"]
#[inline(always)]
pub fn spi2rst(&mut self) -> SPI2RST_W<14> {
SPI2RST_W::new(self)
}
#[doc = "Bit 2 - TIM4 timer reset"]
#[inline(always)]
pub fn tim4rst(&mut self) -> TIM4RST_W<2> {
TIM4RST_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "APB1 peripheral reset register (RCC_APB1RSTR)\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb1rstr](index.html) module"]
pub struct APB1RSTR_SPEC;
impl crate::RegisterSpec for APB1RSTR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [apb1rstr::R](R) reader structure"]
impl crate::Readable for APB1RSTR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [apb1rstr::W](W) writer structure"]
impl crate::Writable for APB1RSTR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets APB1RSTR to value 0"]
impl crate::Resettable for APB1RSTR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
