1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
#[doc = "Register `APB2RSTR` reader"]
pub struct R(crate::R<APB2RSTR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<APB2RSTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<APB2RSTR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<APB2RSTR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `APB2RSTR` writer"]
pub struct W(crate::W<APB2RSTR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<APB2RSTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<APB2RSTR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<APB2RSTR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Alternate function I/O reset\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum AFIORST_A {
#[doc = "1: Reset the selected module"]
Reset = 1,
}
impl From<AFIORST_A> for bool {
#[inline(always)]
fn from(variant: AFIORST_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `AFIORST` reader - Alternate function I/O reset"]
pub type AFIORST_R = crate::BitReader<AFIORST_A>;
impl AFIORST_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<AFIORST_A> {
match self.bits {
true => Some(AFIORST_A::Reset),
_ => None,
}
}
#[doc = "Checks if the value of the field is `Reset`"]
#[inline(always)]
pub fn is_reset(&self) -> bool {
*self == AFIORST_A::Reset
}
}
#[doc = "Field `AFIORST` writer - Alternate function I/O reset"]
pub type AFIORST_W<'a> = crate::BitWriter<'a, u32, APB2RSTR_SPEC, AFIORST_A, 0>;
impl<'a> AFIORST_W<'a> {
#[doc = "Reset the selected module"]
#[inline(always)]
pub fn reset(self) -> &'a mut W {
self.variant(AFIORST_A::Reset)
}
}
#[doc = "IO port A reset"]
pub use AFIORST_A as IOPARST_A;
#[doc = "IO port B reset"]
pub use AFIORST_A as IOPBRST_A;
#[doc = "IO port C reset"]
pub use AFIORST_A as IOPCRST_A;
#[doc = "IO port D reset"]
pub use AFIORST_A as IOPDRST_A;
#[doc = "IO port E reset"]
pub use AFIORST_A as IOPERST_A;
#[doc = "IO port F reset"]
pub use AFIORST_A as IOPFRST_A;
#[doc = "IO port G reset"]
pub use AFIORST_A as IOPGRST_A;
#[doc = "ADC 1 interface reset"]
pub use AFIORST_A as ADC1RST_A;
#[doc = "TIM1 timer reset"]
pub use AFIORST_A as TIM1RST_A;
#[doc = "SPI 1 reset"]
pub use AFIORST_A as SPI1RST_A;
#[doc = "USART1 reset"]
pub use AFIORST_A as USART1RST_A;
#[doc = "TIM15 timer reset"]
pub use AFIORST_A as TIM15RST_A;
#[doc = "TIM16 timer reset"]
pub use AFIORST_A as TIM16RST_A;
#[doc = "TIM17 timer reset"]
pub use AFIORST_A as TIM17RST_A;
#[doc = "Field `IOPARST` reader - IO port A reset"]
pub use AFIORST_R as IOPARST_R;
#[doc = "Field `IOPBRST` reader - IO port B reset"]
pub use AFIORST_R as IOPBRST_R;
#[doc = "Field `IOPCRST` reader - IO port C reset"]
pub use AFIORST_R as IOPCRST_R;
#[doc = "Field `IOPDRST` reader - IO port D reset"]
pub use AFIORST_R as IOPDRST_R;
#[doc = "Field `IOPERST` reader - IO port E reset"]
pub use AFIORST_R as IOPERST_R;
#[doc = "Field `IOPFRST` reader - IO port F reset"]
pub use AFIORST_R as IOPFRST_R;
#[doc = "Field `IOPGRST` reader - IO port G reset"]
pub use AFIORST_R as IOPGRST_R;
#[doc = "Field `ADC1RST` reader - ADC 1 interface reset"]
pub use AFIORST_R as ADC1RST_R;
#[doc = "Field `TIM1RST` reader - TIM1 timer reset"]
pub use AFIORST_R as TIM1RST_R;
#[doc = "Field `SPI1RST` reader - SPI 1 reset"]
pub use AFIORST_R as SPI1RST_R;
#[doc = "Field `USART1RST` reader - USART1 reset"]
pub use AFIORST_R as USART1RST_R;
#[doc = "Field `TIM15RST` reader - TIM15 timer reset"]
pub use AFIORST_R as TIM15RST_R;
#[doc = "Field `TIM16RST` reader - TIM16 timer reset"]
pub use AFIORST_R as TIM16RST_R;
#[doc = "Field `TIM17RST` reader - TIM17 timer reset"]
pub use AFIORST_R as TIM17RST_R;
#[doc = "Field `IOPARST` writer - IO port A reset"]
pub use AFIORST_W as IOPARST_W;
#[doc = "Field `IOPBRST` writer - IO port B reset"]
pub use AFIORST_W as IOPBRST_W;
#[doc = "Field `IOPCRST` writer - IO port C reset"]
pub use AFIORST_W as IOPCRST_W;
#[doc = "Field `IOPDRST` writer - IO port D reset"]
pub use AFIORST_W as IOPDRST_W;
#[doc = "Field `IOPERST` writer - IO port E reset"]
pub use AFIORST_W as IOPERST_W;
#[doc = "Field `IOPFRST` writer - IO port F reset"]
pub use AFIORST_W as IOPFRST_W;
#[doc = "Field `IOPGRST` writer - IO port G reset"]
pub use AFIORST_W as IOPGRST_W;
#[doc = "Field `ADC1RST` writer - ADC 1 interface reset"]
pub use AFIORST_W as ADC1RST_W;
#[doc = "Field `TIM1RST` writer - TIM1 timer reset"]
pub use AFIORST_W as TIM1RST_W;
#[doc = "Field `SPI1RST` writer - SPI 1 reset"]
pub use AFIORST_W as SPI1RST_W;
#[doc = "Field `USART1RST` writer - USART1 reset"]
pub use AFIORST_W as USART1RST_W;
#[doc = "Field `TIM15RST` writer - TIM15 timer reset"]
pub use AFIORST_W as TIM15RST_W;
#[doc = "Field `TIM16RST` writer - TIM16 timer reset"]
pub use AFIORST_W as TIM16RST_W;
#[doc = "Field `TIM17RST` writer - TIM17 timer reset"]
pub use AFIORST_W as TIM17RST_W;
impl R {
#[doc = "Bit 0 - Alternate function I/O reset"]
#[inline(always)]
pub fn afiorst(&self) -> AFIORST_R {
AFIORST_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 2 - IO port A reset"]
#[inline(always)]
pub fn ioparst(&self) -> IOPARST_R {
IOPARST_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - IO port B reset"]
#[inline(always)]
pub fn iopbrst(&self) -> IOPBRST_R {
IOPBRST_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - IO port C reset"]
#[inline(always)]
pub fn iopcrst(&self) -> IOPCRST_R {
IOPCRST_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - IO port D reset"]
#[inline(always)]
pub fn iopdrst(&self) -> IOPDRST_R {
IOPDRST_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - IO port E reset"]
#[inline(always)]
pub fn ioperst(&self) -> IOPERST_R {
IOPERST_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - IO port F reset"]
#[inline(always)]
pub fn iopfrst(&self) -> IOPFRST_R {
IOPFRST_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - IO port G reset"]
#[inline(always)]
pub fn iopgrst(&self) -> IOPGRST_R {
IOPGRST_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 9 - ADC 1 interface reset"]
#[inline(always)]
pub fn adc1rst(&self) -> ADC1RST_R {
ADC1RST_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 11 - TIM1 timer reset"]
#[inline(always)]
pub fn tim1rst(&self) -> TIM1RST_R {
TIM1RST_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - SPI 1 reset"]
#[inline(always)]
pub fn spi1rst(&self) -> SPI1RST_R {
SPI1RST_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 14 - USART1 reset"]
#[inline(always)]
pub fn usart1rst(&self) -> USART1RST_R {
USART1RST_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 16 - TIM15 timer reset"]
#[inline(always)]
pub fn tim15rst(&self) -> TIM15RST_R {
TIM15RST_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 17 - TIM16 timer reset"]
#[inline(always)]
pub fn tim16rst(&self) -> TIM16RST_R {
TIM16RST_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 18 - TIM17 timer reset"]
#[inline(always)]
pub fn tim17rst(&self) -> TIM17RST_R {
TIM17RST_R::new(((self.bits >> 18) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - Alternate function I/O reset"]
#[inline(always)]
pub fn afiorst(&mut self) -> AFIORST_W {
AFIORST_W::new(self)
}
#[doc = "Bit 2 - IO port A reset"]
#[inline(always)]
pub fn ioparst(&mut self) -> IOPARST_W {
IOPARST_W::new(self)
}
#[doc = "Bit 3 - IO port B reset"]
#[inline(always)]
pub fn iopbrst(&mut self) -> IOPBRST_W {
IOPBRST_W::new(self)
}
#[doc = "Bit 4 - IO port C reset"]
#[inline(always)]
pub fn iopcrst(&mut self) -> IOPCRST_W {
IOPCRST_W::new(self)
}
#[doc = "Bit 5 - IO port D reset"]
#[inline(always)]
pub fn iopdrst(&mut self) -> IOPDRST_W {
IOPDRST_W::new(self)
}
#[doc = "Bit 6 - IO port E reset"]
#[inline(always)]
pub fn ioperst(&mut self) -> IOPERST_W {
IOPERST_W::new(self)
}
#[doc = "Bit 7 - IO port F reset"]
#[inline(always)]
pub fn iopfrst(&mut self) -> IOPFRST_W {
IOPFRST_W::new(self)
}
#[doc = "Bit 8 - IO port G reset"]
#[inline(always)]
pub fn iopgrst(&mut self) -> IOPGRST_W {
IOPGRST_W::new(self)
}
#[doc = "Bit 9 - ADC 1 interface reset"]
#[inline(always)]
pub fn adc1rst(&mut self) -> ADC1RST_W {
ADC1RST_W::new(self)
}
#[doc = "Bit 11 - TIM1 timer reset"]
#[inline(always)]
pub fn tim1rst(&mut self) -> TIM1RST_W {
TIM1RST_W::new(self)
}
#[doc = "Bit 12 - SPI 1 reset"]
#[inline(always)]
pub fn spi1rst(&mut self) -> SPI1RST_W {
SPI1RST_W::new(self)
}
#[doc = "Bit 14 - USART1 reset"]
#[inline(always)]
pub fn usart1rst(&mut self) -> USART1RST_W {
USART1RST_W::new(self)
}
#[doc = "Bit 16 - TIM15 timer reset"]
#[inline(always)]
pub fn tim15rst(&mut self) -> TIM15RST_W {
TIM15RST_W::new(self)
}
#[doc = "Bit 17 - TIM16 timer reset"]
#[inline(always)]
pub fn tim16rst(&mut self) -> TIM16RST_W {
TIM16RST_W::new(self)
}
#[doc = "Bit 18 - TIM17 timer reset"]
#[inline(always)]
pub fn tim17rst(&mut self) -> TIM17RST_W {
TIM17RST_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "APB2 peripheral reset register (RCC_APB2RSTR)\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb2rstr](index.html) module"]
pub struct APB2RSTR_SPEC;
impl crate::RegisterSpec for APB2RSTR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [apb2rstr::R](R) reader structure"]
impl crate::Readable for APB2RSTR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [apb2rstr::W](W) writer structure"]
impl crate::Writable for APB2RSTR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets APB2RSTR to value 0"]
impl crate::Resettable for APB2RSTR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
