1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209

#[doc = "Register `IDR` reader"]
pub struct R(crate::R<IDR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<IDR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<IDR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<IDR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR15_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR14_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR13_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR12_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR11_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR10_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR9_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR8_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR7_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR6_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR5_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR4_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR3_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR2_A;
#[doc = "Port input data (y = 0..15)"]
pub use IDR0_A as IDR1_A;
#[doc = "Field `IDR15` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR15_R;
#[doc = "Field `IDR14` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR14_R;
#[doc = "Field `IDR13` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR13_R;
#[doc = "Field `IDR12` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR12_R;
#[doc = "Field `IDR11` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR11_R;
#[doc = "Field `IDR10` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR10_R;
#[doc = "Field `IDR9` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR9_R;
#[doc = "Field `IDR8` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR8_R;
#[doc = "Field `IDR7` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR7_R;
#[doc = "Field `IDR6` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR6_R;
#[doc = "Field `IDR5` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR5_R;
#[doc = "Field `IDR4` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR4_R;
#[doc = "Field `IDR3` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR3_R;
#[doc = "Field `IDR2` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR2_R;
#[doc = "Field `IDR1` reader - Port input data (y = 0..15)"]
pub use IDR0_R as IDR1_R;
#[doc = "Port input data (y = 0..15)\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum IDR0_A {
    #[doc = "0: Input is logic low"]
    Low = 0,
    #[doc = "1: Input is logic high"]
    High = 1,
}
impl From<IDR0_A> for bool {
    #[inline(always)]
    fn from(variant: IDR0_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `IDR0` reader - Port input data (y = 0..15)"]
pub type IDR0_R = crate::BitReader<IDR0_A>;
impl IDR0_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> IDR0_A {
        match self.bits {
            false => IDR0_A::Low,
            true => IDR0_A::High,
        }
    }
    #[doc = "Checks if the value of the field is `Low`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == IDR0_A::Low
    }
    #[doc = "Checks if the value of the field is `High`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == IDR0_A::High
    }
}
impl R {
    #[doc = "Bit 15 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr15(&self) -> IDR15_R {
        IDR15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 14 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr14(&self) -> IDR14_R {
        IDR14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 13 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr13(&self) -> IDR13_R {
        IDR13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 12 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr12(&self) -> IDR12_R {
        IDR12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 11 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr11(&self) -> IDR11_R {
        IDR11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 10 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr10(&self) -> IDR10_R {
        IDR10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 9 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr9(&self) -> IDR9_R {
        IDR9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 8 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr8(&self) -> IDR8_R {
        IDR8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 7 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr7(&self) -> IDR7_R {
        IDR7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 6 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr6(&self) -> IDR6_R {
        IDR6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 5 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr5(&self) -> IDR5_R {
        IDR5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 4 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr4(&self) -> IDR4_R {
        IDR4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 3 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr3(&self) -> IDR3_R {
        IDR3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 2 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr2(&self) -> IDR2_R {
        IDR2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 1 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr1(&self) -> IDR1_R {
        IDR1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 0 - Port input data (y = 0..15)"]
    #[inline(always)]
    pub fn idr0(&self) -> IDR0_R {
        IDR0_R::new((self.bits & 1) != 0)
    }
}
#[doc = "GPIO port input data register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idr](index.html) module"]
pub struct IDR_SPEC;
impl crate::RegisterSpec for IDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [idr::R](R) reader structure"]
impl crate::Readable for IDR_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets IDR to value 0"]
impl crate::Resettable for IDR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}