Module stm32_hal2::pac::pwr::cr1
source · Expand description
PWR control register 1
Structs§
- PWR control register 1
- Register
CR1
reader - Register
CR1
writer
Type Aliases§
- Field
ALS
reader - Analog voltage detector level selection These bits select the voltage threshold detected by the AVD. - Field
ALS
writer - Analog voltage detector level selection These bits select the voltage threshold detected by the AVD. - Field
AVDEN
reader - Peripheral voltage monitor on VDDA enable - Field
AVDEN
writer - Peripheral voltage monitor on VDDA enable - Field
DBP
reader - Disable backup domain write protection In reset state, the RCC_BDCR register, the RTC registers (including the backup registers), BREN and MOEN bits in PWR_CR2 register, are protected against parasitic write access. This bit must be set to enable write access to these registers. - Field
DBP
writer - Disable backup domain write protection In reset state, the RCC_BDCR register, the RTC registers (including the backup registers), BREN and MOEN bits in PWR_CR2 register, are protected against parasitic write access. This bit must be set to enable write access to these registers. - Field
FLPS
reader - Flash low-power mode in DStop mode This bit allows to obtain the best trade-off between low-power consumption and restart time when exiting from DStop mode. When it is set, the Flash memory enters low-power mode when D1 domain is in DStop mode. - Field
FLPS
writer - Flash low-power mode in DStop mode This bit allows to obtain the best trade-off between low-power consumption and restart time when exiting from DStop mode. When it is set, the Flash memory enters low-power mode when D1 domain is in DStop mode. - Field
LPDS
reader - Low-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use low-power, regardless of the setting of this bit) - Field
LPDS
writer - Low-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use low-power, regardless of the setting of this bit) - Field
PLS
reader - Programmable voltage detector level selection These bits select the voltage threshold detected by the PVD. Note: Refer to Section Electrical characteristics of the product datasheet for more details. - Field
PLS
writer - Programmable voltage detector level selection These bits select the voltage threshold detected by the PVD. Note: Refer to Section Electrical characteristics of the product datasheet for more details. - Field
PVDE
reader - Programmable voltage detector enable - Field
PVDE
writer - Programmable voltage detector enable - Field
SVOS
reader - System Stop mode voltage scaling selection These bits control the VCORE voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance. - Field
SVOS
writer - System Stop mode voltage scaling selection These bits control the VCORE voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance.