Type Alias stm32_hal2::pac::fmc::bwtr4::ADDHLD_W

source ·
pub type ADDHLD_W<'a, const O: u8> = FieldWriterRaw<'a, u32, BWTR4_SPEC, u8, u8, Unsafe, 4, O>;
Expand description

Field ADDHLD writer - Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: … Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration.

Aliased Type§

struct ADDHLD_W<'a, const O: u8> { /* private fields */ }