Type Definition stm32_hal2::pac::fmc::sdbank::sdtr::TWR_W

source · []
pub type TWR_W<'a, const O: u8> = FieldWriterRaw<'a, u32, SDTR_SPEC, u8, u8, Unsafe, 4, O>;
Expand description

Field TWR writer - Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. …. Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR ≥ TRAS - TRCD and TWR ≥TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR >= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device.