1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
use core::num::NonZeroU16;
use crate::z80emu::{Io, Memory};
use crate::bus::{BusDevice, PortAddress};
use crate::clock::{VideoTs, VFrameTs};
use crate::chip::{Ula128MemFlags, Ula3CtrlFlags};
use crate::peripherals::{KeyboardInterface, ZXKeyboardMap};
use crate::memory::{ZxMemory, MemoryExtension};
use super::{Ula3, Ula3VidFrame};
#[derive(Clone, Copy, Default, Debug)]
struct Ula3Mem1PortAddress;
impl PortAddress for Ula3Mem1PortAddress {
const ADDRESS_MASK: u16 = 0b1100_0000_0000_0010;
const ADDRESS_BITS: u16 = 0b0111_1111_1111_1101;
}
#[derive(Clone, Copy, Default, Debug)]
struct Ula3Mem2PortAddress;
impl PortAddress for Ula3Mem2PortAddress {
const ADDRESS_MASK: u16 = 0b1111_0000_0000_0010;
const ADDRESS_BITS: u16 = 0b0001_1111_1111_1101;
}
impl<B, X> Io for Ula3<B, X>
where B: BusDevice,
B::Timestamp: From<VFrameTs<Ula3VidFrame>>
{
type Timestamp = VideoTs;
type WrIoBreak = ();
type RetiBreak = ();
#[inline(always)]
fn is_irq(&mut self, ts: VideoTs) -> bool {
self.ula.is_irq(ts)
}
fn read_io(&mut self, port: u16, ts: VideoTs) -> (u8, Option<NonZeroU16>) {
self.ula.ula_read_io(port, ts)
.unwrap_or((u8::max_value(), None))
}
fn write_io(&mut self, port: u16, data: u8, ts: VideoTs) -> (Option<()>, Option<NonZeroU16>) {
if Ula3Mem1PortAddress::match_port(port) {
if !self.mem_locked {
let flags = Ula128MemFlags::from_bits_truncate(data);
if self.set_mem1_port_value(flags, ts) {
return (Some(()), None)
}
}
(None, None)
}
else {
let (mut res, ws) = self.ula.write_io(port, data, ts);
if Ula3Mem2PortAddress::match_port(port) && !self.mem_locked {
let flags = Ula3CtrlFlags::from_bits_truncate(data);
if self.set_mem2_port_value(flags) {
res = Some(());
}
}
(res, ws)
}
}
}
impl<B, X> Memory for Ula3<B, X>
where B: BusDevice,
B::Timestamp: From<VFrameTs<Ula3VidFrame>>,
X: MemoryExtension
{
type Timestamp = VideoTs;
#[inline(always)]
fn read_debug(&self, addr: u16) -> u8 {
self.ula.memory.read(addr)
}
#[inline(always)]
fn read_mem(&self, addr: u16, _ts: VideoTs) -> u8 {
self.ula.memory.read(addr)
}
#[inline(always)]
fn read_mem16(&self, addr: u16, _ts: VideoTs) -> u16 {
self.ula.memory.read16(addr)
}
#[inline(always)]
fn read_opcode(&mut self, pc: u16, _ir: u16, _ts: VideoTs) -> u8 {
self.ula.memext.read_opcode(pc, &mut self.ula.memory)
}
#[inline]
fn write_mem(&mut self, addr: u16, val: u8, ts: VideoTs) {
self.update_frame_cache(addr, ts);
self.ula.memory.write(addr, val);
}
}
impl<B, X> KeyboardInterface for Ula3<B, X> {
#[inline(always)]
fn get_key_state(&self) -> ZXKeyboardMap {
self.ula.get_key_state()
}
#[inline(always)]
fn set_key_state(&mut self, keymap: ZXKeyboardMap) {
self.ula.set_key_state(keymap);
}
}