1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
#[doc = "Reader of register STATUS"] pub type R = crate::R<u32, super::STATUS>; #[doc = "Reader of field `XOSC32KRDY`"] pub type XOSC32KRDY_R = crate::R<bool, bool>; #[doc = "Reader of field `CLKFAIL`"] pub type CLKFAIL_R = crate::R<bool, bool>; #[doc = "Reader of field `CLKSW`"] pub type CLKSW_R = crate::R<bool, bool>; #[doc = "Reader of field `ULP32KSW`"] pub type ULP32KSW_R = crate::R<bool, bool>; impl R { #[doc = "Bit 0 - XOSC32K Ready"] #[inline(always)] pub fn xosc32krdy(&self) -> XOSC32KRDY_R { XOSC32KRDY_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 2 - XOSC32K Clock Failure Detector"] #[inline(always)] pub fn clkfail(&self) -> CLKFAIL_R { CLKFAIL_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - XOSC32K Clock switch"] #[inline(always)] pub fn clksw(&self) -> CLKSW_R { CLKSW_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - OSCULP32K Clock Switch"] #[inline(always)] pub fn ulp32ksw(&self) -> ULP32KSW_R { ULP32KSW_R::new(((self.bits >> 4) & 0x01) != 0) } }