1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::RCMR {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `CKS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CKSR {
    #[doc = "Divided Clock"]
    MCK,
    #[doc = "TK Clock signal"]
    TK,
    #[doc = "RK pin"]
    RK,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl CKSR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            CKSR::MCK => 0,
            CKSR::TK => 1,
            CKSR::RK => 2,
            CKSR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> CKSR {
        match value {
            0 => CKSR::MCK,
            1 => CKSR::TK,
            2 => CKSR::RK,
            i => CKSR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `MCK`"]
    #[inline]
    pub fn is_mck(&self) -> bool {
        *self == CKSR::MCK
    }
    #[doc = "Checks if the value of the field is `TK`"]
    #[inline]
    pub fn is_tk(&self) -> bool {
        *self == CKSR::TK
    }
    #[doc = "Checks if the value of the field is `RK`"]
    #[inline]
    pub fn is_rk(&self) -> bool {
        *self == CKSR::RK
    }
}
#[doc = "Possible values of the field `CKO`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CKOR {
    #[doc = "None, RK pin is an input"]
    NONE,
    #[doc = "Continuous Receive Clock, RK pin is an output"]
    CONTINUOUS,
    #[doc = "Receive Clock only during data transfers, RK pin is an output"]
    TRANSFER,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl CKOR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            CKOR::NONE => 0,
            CKOR::CONTINUOUS => 1,
            CKOR::TRANSFER => 2,
            CKOR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> CKOR {
        match value {
            0 => CKOR::NONE,
            1 => CKOR::CONTINUOUS,
            2 => CKOR::TRANSFER,
            i => CKOR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `NONE`"]
    #[inline]
    pub fn is_none(&self) -> bool {
        *self == CKOR::NONE
    }
    #[doc = "Checks if the value of the field is `CONTINUOUS`"]
    #[inline]
    pub fn is_continuous(&self) -> bool {
        *self == CKOR::CONTINUOUS
    }
    #[doc = "Checks if the value of the field is `TRANSFER`"]
    #[inline]
    pub fn is_transfer(&self) -> bool {
        *self == CKOR::TRANSFER
    }
}
#[doc = r" Value of the field"]
pub struct CKIR {
    bits: bool,
}
impl CKIR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = "Possible values of the field `CKG`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CKGR {
    #[doc = "None"]
    CONTINUOUS,
    #[doc = "Receive Clock enabled only if RF Low"]
    EN_RF_LOW,
    #[doc = "Receive Clock enabled only if RF High"]
    EN_RF_HIGH,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl CKGR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            CKGR::CONTINUOUS => 0,
            CKGR::EN_RF_LOW => 1,
            CKGR::EN_RF_HIGH => 2,
            CKGR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> CKGR {
        match value {
            0 => CKGR::CONTINUOUS,
            1 => CKGR::EN_RF_LOW,
            2 => CKGR::EN_RF_HIGH,
            i => CKGR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `CONTINUOUS`"]
    #[inline]
    pub fn is_continuous(&self) -> bool {
        *self == CKGR::CONTINUOUS
    }
    #[doc = "Checks if the value of the field is `EN_RF_LOW`"]
    #[inline]
    pub fn is_en_rf_low(&self) -> bool {
        *self == CKGR::EN_RF_LOW
    }
    #[doc = "Checks if the value of the field is `EN_RF_HIGH`"]
    #[inline]
    pub fn is_en_rf_high(&self) -> bool {
        *self == CKGR::EN_RF_HIGH
    }
}
#[doc = "Possible values of the field `START`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum STARTR {
    #[doc = "Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data."]
    CONTINUOUS,
    #[doc = "Transmit start"]
    TRANSMIT,
    #[doc = "Detection of a low level on RF signal"]
    RF_LOW,
    #[doc = "Detection of a high level on RF signal"]
    RF_HIGH,
    #[doc = "Detection of a falling edge on RF signal"]
    RF_FALLING,
    #[doc = "Detection of a rising edge on RF signal"]
    RF_RISING,
    #[doc = "Detection of any level change on RF signal"]
    RF_LEVEL,
    #[doc = "Detection of any edge on RF signal"]
    RF_EDGE,
    #[doc = "Compare 0"]
    CMP_0,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl STARTR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            STARTR::CONTINUOUS => 0,
            STARTR::TRANSMIT => 1,
            STARTR::RF_LOW => 2,
            STARTR::RF_HIGH => 3,
            STARTR::RF_FALLING => 4,
            STARTR::RF_RISING => 5,
            STARTR::RF_LEVEL => 6,
            STARTR::RF_EDGE => 7,
            STARTR::CMP_0 => 8,
            STARTR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> STARTR {
        match value {
            0 => STARTR::CONTINUOUS,
            1 => STARTR::TRANSMIT,
            2 => STARTR::RF_LOW,
            3 => STARTR::RF_HIGH,
            4 => STARTR::RF_FALLING,
            5 => STARTR::RF_RISING,
            6 => STARTR::RF_LEVEL,
            7 => STARTR::RF_EDGE,
            8 => STARTR::CMP_0,
            i => STARTR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `CONTINUOUS`"]
    #[inline]
    pub fn is_continuous(&self) -> bool {
        *self == STARTR::CONTINUOUS
    }
    #[doc = "Checks if the value of the field is `TRANSMIT`"]
    #[inline]
    pub fn is_transmit(&self) -> bool {
        *self == STARTR::TRANSMIT
    }
    #[doc = "Checks if the value of the field is `RF_LOW`"]
    #[inline]
    pub fn is_rf_low(&self) -> bool {
        *self == STARTR::RF_LOW
    }
    #[doc = "Checks if the value of the field is `RF_HIGH`"]
    #[inline]
    pub fn is_rf_high(&self) -> bool {
        *self == STARTR::RF_HIGH
    }
    #[doc = "Checks if the value of the field is `RF_FALLING`"]
    #[inline]
    pub fn is_rf_falling(&self) -> bool {
        *self == STARTR::RF_FALLING
    }
    #[doc = "Checks if the value of the field is `RF_RISING`"]
    #[inline]
    pub fn is_rf_rising(&self) -> bool {
        *self == STARTR::RF_RISING
    }
    #[doc = "Checks if the value of the field is `RF_LEVEL`"]
    #[inline]
    pub fn is_rf_level(&self) -> bool {
        *self == STARTR::RF_LEVEL
    }
    #[doc = "Checks if the value of the field is `RF_EDGE`"]
    #[inline]
    pub fn is_rf_edge(&self) -> bool {
        *self == STARTR::RF_EDGE
    }
    #[doc = "Checks if the value of the field is `CMP_0`"]
    #[inline]
    pub fn is_cmp_0(&self) -> bool {
        *self == STARTR::CMP_0
    }
}
#[doc = r" Value of the field"]
pub struct STOPR {
    bits: bool,
}
impl STOPR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct STTDLYR {
    bits: u8,
}
impl STTDLYR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct PERIODR {
    bits: u8,
}
impl PERIODR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = "Values that can be written to the field `CKS`"]
pub enum CKSW {
    #[doc = "Divided Clock"]
    MCK,
    #[doc = "TK Clock signal"]
    TK,
    #[doc = "RK pin"]
    RK,
}
impl CKSW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            CKSW::MCK => 0,
            CKSW::TK => 1,
            CKSW::RK => 2,
        }
    }
}
#[doc = r" Proxy"]
pub struct _CKSW<'a> {
    w: &'a mut W,
}
impl<'a> _CKSW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: CKSW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Divided Clock"]
    #[inline]
    pub fn mck(self) -> &'a mut W {
        self.variant(CKSW::MCK)
    }
    #[doc = "TK Clock signal"]
    #[inline]
    pub fn tk(self) -> &'a mut W {
        self.variant(CKSW::TK)
    }
    #[doc = "RK pin"]
    #[inline]
    pub fn rk(self) -> &'a mut W {
        self.variant(CKSW::RK)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `CKO`"]
pub enum CKOW {
    #[doc = "None, RK pin is an input"]
    NONE,
    #[doc = "Continuous Receive Clock, RK pin is an output"]
    CONTINUOUS,
    #[doc = "Receive Clock only during data transfers, RK pin is an output"]
    TRANSFER,
}
impl CKOW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            CKOW::NONE => 0,
            CKOW::CONTINUOUS => 1,
            CKOW::TRANSFER => 2,
        }
    }
}
#[doc = r" Proxy"]
pub struct _CKOW<'a> {
    w: &'a mut W,
}
impl<'a> _CKOW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: CKOW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "None, RK pin is an input"]
    #[inline]
    pub fn none(self) -> &'a mut W {
        self.variant(CKOW::NONE)
    }
    #[doc = "Continuous Receive Clock, RK pin is an output"]
    #[inline]
    pub fn continuous(self) -> &'a mut W {
        self.variant(CKOW::CONTINUOUS)
    }
    #[doc = "Receive Clock only during data transfers, RK pin is an output"]
    #[inline]
    pub fn transfer(self) -> &'a mut W {
        self.variant(CKOW::TRANSFER)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 7;
        const OFFSET: u8 = 2;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _CKIW<'a> {
    w: &'a mut W,
}
impl<'a> _CKIW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 5;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `CKG`"]
pub enum CKGW {
    #[doc = "None"]
    CONTINUOUS,
    #[doc = "Receive Clock enabled only if RF Low"]
    EN_RF_LOW,
    #[doc = "Receive Clock enabled only if RF High"]
    EN_RF_HIGH,
}
impl CKGW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            CKGW::CONTINUOUS => 0,
            CKGW::EN_RF_LOW => 1,
            CKGW::EN_RF_HIGH => 2,
        }
    }
}
#[doc = r" Proxy"]
pub struct _CKGW<'a> {
    w: &'a mut W,
}
impl<'a> _CKGW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: CKGW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "None"]
    #[inline]
    pub fn continuous(self) -> &'a mut W {
        self.variant(CKGW::CONTINUOUS)
    }
    #[doc = "Receive Clock enabled only if RF Low"]
    #[inline]
    pub fn en_rf_low(self) -> &'a mut W {
        self.variant(CKGW::EN_RF_LOW)
    }
    #[doc = "Receive Clock enabled only if RF High"]
    #[inline]
    pub fn en_rf_high(self) -> &'a mut W {
        self.variant(CKGW::EN_RF_HIGH)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 6;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `START`"]
pub enum STARTW {
    #[doc = "Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data."]
    CONTINUOUS,
    #[doc = "Transmit start"]
    TRANSMIT,
    #[doc = "Detection of a low level on RF signal"]
    RF_LOW,
    #[doc = "Detection of a high level on RF signal"]
    RF_HIGH,
    #[doc = "Detection of a falling edge on RF signal"]
    RF_FALLING,
    #[doc = "Detection of a rising edge on RF signal"]
    RF_RISING,
    #[doc = "Detection of any level change on RF signal"]
    RF_LEVEL,
    #[doc = "Detection of any edge on RF signal"]
    RF_EDGE,
    #[doc = "Compare 0"]
    CMP_0,
}
impl STARTW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            STARTW::CONTINUOUS => 0,
            STARTW::TRANSMIT => 1,
            STARTW::RF_LOW => 2,
            STARTW::RF_HIGH => 3,
            STARTW::RF_FALLING => 4,
            STARTW::RF_RISING => 5,
            STARTW::RF_LEVEL => 6,
            STARTW::RF_EDGE => 7,
            STARTW::CMP_0 => 8,
        }
    }
}
#[doc = r" Proxy"]
pub struct _STARTW<'a> {
    w: &'a mut W,
}
impl<'a> _STARTW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: STARTW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data."]
    #[inline]
    pub fn continuous(self) -> &'a mut W {
        self.variant(STARTW::CONTINUOUS)
    }
    #[doc = "Transmit start"]
    #[inline]
    pub fn transmit(self) -> &'a mut W {
        self.variant(STARTW::TRANSMIT)
    }
    #[doc = "Detection of a low level on RF signal"]
    #[inline]
    pub fn rf_low(self) -> &'a mut W {
        self.variant(STARTW::RF_LOW)
    }
    #[doc = "Detection of a high level on RF signal"]
    #[inline]
    pub fn rf_high(self) -> &'a mut W {
        self.variant(STARTW::RF_HIGH)
    }
    #[doc = "Detection of a falling edge on RF signal"]
    #[inline]
    pub fn rf_falling(self) -> &'a mut W {
        self.variant(STARTW::RF_FALLING)
    }
    #[doc = "Detection of a rising edge on RF signal"]
    #[inline]
    pub fn rf_rising(self) -> &'a mut W {
        self.variant(STARTW::RF_RISING)
    }
    #[doc = "Detection of any level change on RF signal"]
    #[inline]
    pub fn rf_level(self) -> &'a mut W {
        self.variant(STARTW::RF_LEVEL)
    }
    #[doc = "Detection of any edge on RF signal"]
    #[inline]
    pub fn rf_edge(self) -> &'a mut W {
        self.variant(STARTW::RF_EDGE)
    }
    #[doc = "Compare 0"]
    #[inline]
    pub fn cmp_0(self) -> &'a mut W {
        self.variant(STARTW::CMP_0)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 15;
        const OFFSET: u8 = 8;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _STOPW<'a> {
    w: &'a mut W,
}
impl<'a> _STOPW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 12;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _STTDLYW<'a> {
    w: &'a mut W,
}
impl<'a> _STTDLYW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 255;
        const OFFSET: u8 = 16;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _PERIODW<'a> {
    w: &'a mut W,
}
impl<'a> _PERIODW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 255;
        const OFFSET: u8 = 24;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:1 - Receive Clock Selection"]
    #[inline]
    pub fn cks(&self) -> CKSR {
        CKSR::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bits 2:4 - Receive Clock Output Mode Selection"]
    #[inline]
    pub fn cko(&self) -> CKOR {
        CKOR::_from({
            const MASK: u8 = 7;
            const OFFSET: u8 = 2;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 5 - Receive Clock Inversion"]
    #[inline]
    pub fn cki(&self) -> CKIR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 5;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        CKIR { bits }
    }
    #[doc = "Bits 6:7 - Receive Clock Gating Selection"]
    #[inline]
    pub fn ckg(&self) -> CKGR {
        CKGR::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bits 8:11 - Receive Start Selection"]
    #[inline]
    pub fn start(&self) -> STARTR {
        STARTR::_from({
            const MASK: u8 = 15;
            const OFFSET: u8 = 8;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 12 - Receive Stop Selection"]
    #[inline]
    pub fn stop(&self) -> STOPR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 12;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        STOPR { bits }
    }
    #[doc = "Bits 16:23 - Receive Start Delay"]
    #[inline]
    pub fn sttdly(&self) -> STTDLYR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 16;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        STTDLYR { bits }
    }
    #[doc = "Bits 24:31 - Receive Period Divider Selection"]
    #[inline]
    pub fn period(&self) -> PERIODR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 24;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        PERIODR { bits }
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:1 - Receive Clock Selection"]
    #[inline]
    pub fn cks(&mut self) -> _CKSW {
        _CKSW { w: self }
    }
    #[doc = "Bits 2:4 - Receive Clock Output Mode Selection"]
    #[inline]
    pub fn cko(&mut self) -> _CKOW {
        _CKOW { w: self }
    }
    #[doc = "Bit 5 - Receive Clock Inversion"]
    #[inline]
    pub fn cki(&mut self) -> _CKIW {
        _CKIW { w: self }
    }
    #[doc = "Bits 6:7 - Receive Clock Gating Selection"]
    #[inline]
    pub fn ckg(&mut self) -> _CKGW {
        _CKGW { w: self }
    }
    #[doc = "Bits 8:11 - Receive Start Selection"]
    #[inline]
    pub fn start(&mut self) -> _STARTW {
        _STARTW { w: self }
    }
    #[doc = "Bit 12 - Receive Stop Selection"]
    #[inline]
    pub fn stop(&mut self) -> _STOPW {
        _STOPW { w: self }
    }
    #[doc = "Bits 16:23 - Receive Start Delay"]
    #[inline]
    pub fn sttdly(&mut self) -> _STTDLYW {
        _STTDLYW { w: self }
    }
    #[doc = "Bits 24:31 - Receive Period Divider Selection"]
    #[inline]
    pub fn period(&mut self) -> _PERIODW {
        _PERIODW { w: self }
    }
}