1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - PIO Enable Register"]
    pub per: PER,
    #[doc = "0x04 - PIO Disable Register"]
    pub pdr: PDR,
    #[doc = "0x08 - PIO Status Register"]
    pub psr: PSR,
    _reserved3: [u8; 4usize],
    #[doc = "0x10 - Output Enable Register"]
    pub oer: OER,
    #[doc = "0x14 - Output Disable Register"]
    pub odr: ODR,
    #[doc = "0x18 - Output Status Register"]
    pub osr: OSR,
    _reserved6: [u8; 4usize],
    #[doc = "0x20 - Glitch Input Filter Enable Register"]
    pub ifer: IFER,
    #[doc = "0x24 - Glitch Input Filter Disable Register"]
    pub ifdr: IFDR,
    #[doc = "0x28 - Glitch Input Filter Status Register"]
    pub ifsr: IFSR,
    _reserved9: [u8; 4usize],
    #[doc = "0x30 - Set Output Data Register"]
    pub sodr: SODR,
    #[doc = "0x34 - Clear Output Data Register"]
    pub codr: CODR,
    #[doc = "0x38 - Output Data Status Register"]
    pub odsr: ODSR,
    #[doc = "0x3c - Pin Data Status Register"]
    pub pdsr: PDSR,
    #[doc = "0x40 - Interrupt Enable Register"]
    pub ier: IER,
    #[doc = "0x44 - Interrupt Disable Register"]
    pub idr: IDR,
    #[doc = "0x48 - Interrupt Mask Register"]
    pub imr: IMR,
    #[doc = "0x4c - Interrupt Status Register"]
    pub isr: ISR,
    #[doc = "0x50 - Multi-driver Enable Register"]
    pub mder: MDER,
    #[doc = "0x54 - Multi-driver Disable Register"]
    pub mddr: MDDR,
    #[doc = "0x58 - Multi-driver Status Register"]
    pub mdsr: MDSR,
    _reserved20: [u8; 4usize],
    #[doc = "0x60 - Pull-up Disable Register"]
    pub pudr: PUDR,
    #[doc = "0x64 - Pull-up Enable Register"]
    pub puer: PUER,
    #[doc = "0x68 - Pad Pull-up Status Register"]
    pub pusr: PUSR,
    _reserved23: [u8; 4usize],
    #[doc = "0x70 - Peripheral AB Select Register"]
    pub absr: ABSR,
    _reserved24: [u8; 12usize],
    #[doc = "0x80 - System Clock Glitch Input Filter Select Register"]
    pub scifsr: SCIFSR,
    #[doc = "0x84 - Debouncing Input Filter Select Register"]
    pub difsr: DIFSR,
    #[doc = "0x88 - Glitch or Debouncing Input Filter Clock Selection Status Register"]
    pub ifdgsr: IFDGSR,
    #[doc = "0x8c - Slow Clock Divider Debouncing Register"]
    pub scdr: SCDR,
    _reserved28: [u8; 16usize],
    #[doc = "0xa0 - Output Write Enable"]
    pub ower: OWER,
    #[doc = "0xa4 - Output Write Disable"]
    pub owdr: OWDR,
    #[doc = "0xa8 - Output Write Status Register"]
    pub owsr: OWSR,
    _reserved31: [u8; 4usize],
    #[doc = "0xb0 - Additional Interrupt Modes Enable Register"]
    pub aimer: AIMER,
    #[doc = "0xb4 - Additional Interrupt Modes Disables Register"]
    pub aimdr: AIMDR,
    #[doc = "0xb8 - Additional Interrupt Modes Mask Register"]
    pub aimmr: AIMMR,
    _reserved34: [u8; 4usize],
    #[doc = "0xc0 - Edge Select Register"]
    pub esr: ESR,
    #[doc = "0xc4 - Level Select Register"]
    pub lsr: LSR,
    #[doc = "0xc8 - Edge/Level Status Register"]
    pub elsr: ELSR,
    _reserved37: [u8; 4usize],
    #[doc = "0xd0 - Falling Edge/Low Level Select Register"]
    pub fellsr: FELLSR,
    #[doc = "0xd4 - Rising Edge/ High Level Select Register"]
    pub rehlsr: REHLSR,
    #[doc = "0xd8 - Fall/Rise - Low/High Status Register"]
    pub frlhsr: FRLHSR,
    _reserved40: [u8; 4usize],
    #[doc = "0xe0 - Lock Status"]
    pub locksr: LOCKSR,
    #[doc = "0xe4 - Write Protect Mode Register"]
    pub wpmr: WPMR,
    #[doc = "0xe8 - Write Protect Status Register"]
    pub wpsr: WPSR,
}
#[doc = "PIO Enable Register"]
pub struct PER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "PIO Enable Register"]
pub mod per;
#[doc = "PIO Disable Register"]
pub struct PDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "PIO Disable Register"]
pub mod pdr;
#[doc = "PIO Status Register"]
pub struct PSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "PIO Status Register"]
pub mod psr;
#[doc = "Output Enable Register"]
pub struct OER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Enable Register"]
pub mod oer;
#[doc = "Output Disable Register"]
pub struct ODR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Disable Register"]
pub mod odr;
#[doc = "Output Status Register"]
pub struct OSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Status Register"]
pub mod osr;
#[doc = "Glitch Input Filter Enable Register"]
pub struct IFER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Glitch Input Filter Enable Register"]
pub mod ifer;
#[doc = "Glitch Input Filter Disable Register"]
pub struct IFDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Glitch Input Filter Disable Register"]
pub mod ifdr;
#[doc = "Glitch Input Filter Status Register"]
pub struct IFSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Glitch Input Filter Status Register"]
pub mod ifsr;
#[doc = "Set Output Data Register"]
pub struct SODR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Set Output Data Register"]
pub mod sodr;
#[doc = "Clear Output Data Register"]
pub struct CODR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clear Output Data Register"]
pub mod codr;
#[doc = "Output Data Status Register"]
pub struct ODSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Data Status Register"]
pub mod odsr;
#[doc = "Pin Data Status Register"]
pub struct PDSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Pin Data Status Register"]
pub mod pdsr;
#[doc = "Interrupt Enable Register"]
pub struct IER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Interrupt Enable Register"]
pub mod ier;
#[doc = "Interrupt Disable Register"]
pub struct IDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Interrupt Disable Register"]
pub mod idr;
#[doc = "Interrupt Mask Register"]
pub struct IMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Interrupt Mask Register"]
pub mod imr;
#[doc = "Interrupt Status Register"]
pub struct ISR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Interrupt Status Register"]
pub mod isr;
#[doc = "Multi-driver Enable Register"]
pub struct MDER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Multi-driver Enable Register"]
pub mod mder;
#[doc = "Multi-driver Disable Register"]
pub struct MDDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Multi-driver Disable Register"]
pub mod mddr;
#[doc = "Multi-driver Status Register"]
pub struct MDSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Multi-driver Status Register"]
pub mod mdsr;
#[doc = "Pull-up Disable Register"]
pub struct PUDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Pull-up Disable Register"]
pub mod pudr;
#[doc = "Pull-up Enable Register"]
pub struct PUER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Pull-up Enable Register"]
pub mod puer;
#[doc = "Pad Pull-up Status Register"]
pub struct PUSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Pad Pull-up Status Register"]
pub mod pusr;
#[doc = "Peripheral AB Select Register"]
pub struct ABSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Peripheral AB Select Register"]
pub mod absr;
#[doc = "System Clock Glitch Input Filter Select Register"]
pub struct SCIFSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Glitch Input Filter Select Register"]
pub mod scifsr;
#[doc = "Debouncing Input Filter Select Register"]
pub struct DIFSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Debouncing Input Filter Select Register"]
pub mod difsr;
#[doc = "Glitch or Debouncing Input Filter Clock Selection Status Register"]
pub struct IFDGSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Glitch or Debouncing Input Filter Clock Selection Status Register"]
pub mod ifdgsr;
#[doc = "Slow Clock Divider Debouncing Register"]
pub struct SCDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Slow Clock Divider Debouncing Register"]
pub mod scdr;
#[doc = "Output Write Enable"]
pub struct OWER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Write Enable"]
pub mod ower;
#[doc = "Output Write Disable"]
pub struct OWDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Write Disable"]
pub mod owdr;
#[doc = "Output Write Status Register"]
pub struct OWSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Output Write Status Register"]
pub mod owsr;
#[doc = "Additional Interrupt Modes Enable Register"]
pub struct AIMER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Additional Interrupt Modes Enable Register"]
pub mod aimer;
#[doc = "Additional Interrupt Modes Disables Register"]
pub struct AIMDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Additional Interrupt Modes Disables Register"]
pub mod aimdr;
#[doc = "Additional Interrupt Modes Mask Register"]
pub struct AIMMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Additional Interrupt Modes Mask Register"]
pub mod aimmr;
#[doc = "Edge Select Register"]
pub struct ESR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Edge Select Register"]
pub mod esr;
#[doc = "Level Select Register"]
pub struct LSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Level Select Register"]
pub mod lsr;
#[doc = "Edge/Level Status Register"]
pub struct ELSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Edge/Level Status Register"]
pub mod elsr;
#[doc = "Falling Edge/Low Level Select Register"]
pub struct FELLSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Falling Edge/Low Level Select Register"]
pub mod fellsr;
#[doc = "Rising Edge/ High Level Select Register"]
pub struct REHLSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Rising Edge/ High Level Select Register"]
pub mod rehlsr;
#[doc = "Fall/Rise - Low/High Status Register"]
pub struct FRLHSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Fall/Rise - Low/High Status Register"]
pub mod frlhsr;
#[doc = "Lock Status"]
pub struct LOCKSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Lock Status"]
pub mod locksr;
#[doc = "Write Protect Mode Register"]
pub struct WPMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Write Protect Mode Register"]
pub mod wpmr;
#[doc = "Write Protect Status Register"]
pub struct WPSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Write Protect Status Register"]
pub mod wpsr;