1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200

#[doc = "Reader of register LPIT0"]
pub type R = crate::R<u32, super::LPIT0>;
#[doc = "Writer for register LPIT0"]
pub type W = crate::W<u32, super::LPIT0>;
#[doc = "Register LPIT0 `reset()`'s with value 0"]
impl crate::ResetValue for super::LPIT0 {
  type Type = u32;
  #[inline(always)]
  fn reset_value() -> Self::Type {
    0
  }
}
#[doc = "Reader of field `SEL0`"]
pub type SEL0_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SEL0`"]
pub struct SEL0_W<'a> {
  w: &'a mut W,
}
impl<'a> SEL0_W<'a> {
  #[doc = r"Writes raw bits to the field"]
  #[inline(always)]
  pub unsafe fn bits(self, value: u8) -> &'a mut W {
    self.w.bits = (self.w.bits & !0x3f) | ((value as u32) & 0x3f);
    self.w
  }
}
#[doc = "Reader of field `SEL1`"]
pub type SEL1_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SEL1`"]
pub struct SEL1_W<'a> {
  w: &'a mut W,
}
impl<'a> SEL1_W<'a> {
  #[doc = r"Writes raw bits to the field"]
  #[inline(always)]
  pub unsafe fn bits(self, value: u8) -> &'a mut W {
    self.w.bits = (self.w.bits & !(0x3f << 8)) | (((value as u32) & 0x3f) << 8);
    self.w
  }
}
#[doc = "Reader of field `SEL2`"]
pub type SEL2_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SEL2`"]
pub struct SEL2_W<'a> {
  w: &'a mut W,
}
impl<'a> SEL2_W<'a> {
  #[doc = r"Writes raw bits to the field"]
  #[inline(always)]
  pub unsafe fn bits(self, value: u8) -> &'a mut W {
    self.w.bits = (self.w.bits & !(0x3f << 16)) | (((value as u32) & 0x3f) << 16);
    self.w
  }
}
#[doc = "Reader of field `SEL3`"]
pub type SEL3_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SEL3`"]
pub struct SEL3_W<'a> {
  w: &'a mut W,
}
impl<'a> SEL3_W<'a> {
  #[doc = r"Writes raw bits to the field"]
  #[inline(always)]
  pub unsafe fn bits(self, value: u8) -> &'a mut W {
    self.w.bits = (self.w.bits & !(0x3f << 24)) | (((value as u32) & 0x3f) << 24);
    self.w
  }
}
#[doc = "TRGMUX register lock.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum LK_A {
  #[doc = "0: Register can be written."]
  UNLOCKED,
  #[doc = "1: Register cannot be written until the next system Reset."]
  LOCKED,
}
impl From<LK_A> for bool {
  #[inline(always)]
  fn from(variant: LK_A) -> Self {
    match variant {
      LK_A::UNLOCKED => false,
      LK_A::LOCKED => true,
    }
  }
}
#[doc = "Reader of field `LK`"]
pub type LK_R = crate::R<bool, LK_A>;
impl LK_R {
  #[doc = r"Get enumerated values variant"]
  #[inline(always)]
  pub fn variant(&self) -> LK_A {
    match self.bits {
      false => LK_A::UNLOCKED,
      true => LK_A::LOCKED,
    }
  }
  #[doc = "Checks if the value of the field is `UNLOCKED`"]
  #[inline(always)]
  pub fn is_unlocked(&self) -> bool {
    *self == LK_A::UNLOCKED
  }
  #[doc = "Checks if the value of the field is `LOCKED`"]
  #[inline(always)]
  pub fn is_locked(&self) -> bool {
    *self == LK_A::LOCKED
  }
}
#[doc = "Write proxy for field `LK`"]
pub struct LK_W<'a> {
  w: &'a mut W,
}
impl<'a> LK_W<'a> {
  #[doc = r"Writes `variant` to the field"]
  #[inline(always)]
  pub fn variant(self, variant: LK_A) -> &'a mut W {
    {
      self.bit(variant.into())
    }
  }
  #[doc = "Register can be written."]
  #[inline(always)]
  pub fn unlocked(self) -> &'a mut W {
    self.variant(LK_A::UNLOCKED)
  }
  #[doc = "Register cannot be written until the next system Reset."]
  #[inline(always)]
  pub fn locked(self) -> &'a mut W {
    self.variant(LK_A::LOCKED)
  }
  #[doc = r"Sets the field bit"]
  #[inline(always)]
  pub fn set_bit(self) -> &'a mut W {
    self.bit(true)
  }
  #[doc = r"Clears the field bit"]
  #[inline(always)]
  pub fn clear_bit(self) -> &'a mut W {
    self.bit(false)
  }
  #[doc = r"Writes raw bits to the field"]
  #[inline(always)]
  pub fn bit(self, value: bool) -> &'a mut W {
    self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31);
    self.w
  }
}
impl R {
  #[doc = "Bits 0:5 - Trigger MUX Input 0 Source Select"]
  #[inline(always)]
  pub fn sel0(&self) -> SEL0_R {
    SEL0_R::new((self.bits & 0x3f) as u8)
  }
  #[doc = "Bits 8:13 - Trigger MUX Input 1 Source Select"]
  #[inline(always)]
  pub fn sel1(&self) -> SEL1_R {
    SEL1_R::new(((self.bits >> 8) & 0x3f) as u8)
  }
  #[doc = "Bits 16:21 - Trigger MUX Input 2 Source Select"]
  #[inline(always)]
  pub fn sel2(&self) -> SEL2_R {
    SEL2_R::new(((self.bits >> 16) & 0x3f) as u8)
  }
  #[doc = "Bits 24:29 - Trigger MUX Input 3 Source Select"]
  #[inline(always)]
  pub fn sel3(&self) -> SEL3_R {
    SEL3_R::new(((self.bits >> 24) & 0x3f) as u8)
  }
  #[doc = "Bit 31 - TRGMUX register lock."]
  #[inline(always)]
  pub fn lk(&self) -> LK_R {
    LK_R::new(((self.bits >> 31) & 0x01) != 0)
  }
}
impl W {
  #[doc = "Bits 0:5 - Trigger MUX Input 0 Source Select"]
  #[inline(always)]
  pub fn sel0(&mut self) -> SEL0_W {
    SEL0_W { w: self }
  }
  #[doc = "Bits 8:13 - Trigger MUX Input 1 Source Select"]
  #[inline(always)]
  pub fn sel1(&mut self) -> SEL1_W {
    SEL1_W { w: self }
  }
  #[doc = "Bits 16:21 - Trigger MUX Input 2 Source Select"]
  #[inline(always)]
  pub fn sel2(&mut self) -> SEL2_W {
    SEL2_W { w: self }
  }
  #[doc = "Bits 24:29 - Trigger MUX Input 3 Source Select"]
  #[inline(always)]
  pub fn sel3(&mut self) -> SEL3_W {
    SEL3_W { w: self }
  }
  #[doc = "Bit 31 - TRGMUX register lock."]
  #[inline(always)]
  pub fn lk(&mut self) -> LK_W {
    LK_W { w: self }
  }
}