Module radio_at86rf212::regs

source ·
Expand description

AT86RF212 Radio Driver Register Definitions

Copyright 2018 Ryan Kurte

Enums

Register
AT86RF212 Register Enumeration

Constants

AES_BASE_ADDR
AES base address
BATMON_BATMON_HR_MASK
BATMON_BATMON_HR_SHIFT
BATMON_BATMON_OK_MASK
BATMON_BATMON_OK_SHIFT
BATMON_BATMON_VTH_MASK
BATMON_BATMON_VTH_SHIFT
BATMON_PLL_LOCK_MASK
BATMON_PLL_LOCK_SHIFT
CSMA_BE_MAX_MASK
CSMA_BE_MAX_SHIFT
CSMA_BE_MIN_MASK
CSMA_BE_MIN_SHIFT
IRQ_STATUS_IRQ_0_PLL_LOCK_MASK
IRQ_STATUS_IRQ_0_PLL_LOCK_SHIFT
IRQ_STATUS_IRQ_1_PLL_UNLOCK_MASK
IRQ_STATUS_IRQ_1_PLL_UNLOCK_SHIFT
IRQ_STATUS_IRQ_2_RX_START_MASK
IRQ_STATUS_IRQ_2_RX_START_SHIFT
IRQ_STATUS_IRQ_3_TRX_END_MASK
IRQ_STATUS_IRQ_3_TRX_END_SHIFT
IRQ_STATUS_IRQ_4_CCA_ED_DONE_MASK
IRQ_STATUS_IRQ_4_CCA_ED_DONE_SHIFT
IRQ_STATUS_IRQ_5_AMI_MASK
IRQ_STATUS_IRQ_5_AMI_SHIFT
IRQ_STATUS_IRQ_6_TRX_UR_MASK
IRQ_STATUS_IRQ_6_TRX_UR_SHIFT
IRQ_STATUS_IRQ_7_BAT_LOW_MASK
IRQ_STATUS_IRQ_7_BAT_LOW_SHIFT
PHY_CC_CCA_CCA_MODE_MASK
PHY_CC_CCA_CCA_MODE_SHIFT
PHY_CC_CCA_CCA_REQ_MASK
PHY_CC_CCA_CCA_REQ_SHIFT
PHY_CC_CCA_CHANNEL_MASK
PHY_CC_CCA_CHANNEL_SHIFT
PHY_TX_PWR_GC_PA_MASK
PHY_TX_PWR_GC_PA_SHIFT
PHY_TX_PWR_PA_BOOST_MASK
PHY_TX_PWR_PA_BOOST_SHIFT
PHY_TX_PWR_TX_PWR_MASK
PHY_TX_PWR_TX_PWR_SHIFT
REG_BASE_ADDR
Register base addresses
TRX_CTRL0_CLKM_CTRL_MASK
TRX_CTRL0_CLKM_CTRL_SHIFT
TRX_CTRL0_CLKM_SHA_SEL_MASK
TRX_CTRL0_CLKM_SHA_SEL_SHIFT
TRX_CTRL0_PAD_IO_CLKM_MASK
TRX_CTRL0_PAD_IO_CLKM_SHIFT
TRX_CTRL0_PAD_IO_MASK
TRX_CTRL0_PAD_IO_SHIFT
TRX_CTRL1_IRQ_2_EXT_EN_MASK
TRX_CTRL1_IRQ_2_EXT_EN_SHIFT
TRX_CTRL1_IRQ_MASK_MODE_MASK
TRX_CTRL1_IRQ_MASK_MODE_SHIFT
TRX_CTRL1_IRQ_POLARITY_MASK
TRX_CTRL1_IRQ_POLARITY_SHIFT
TRX_CTRL1_PA_EXT_EN_MASK
TRX_CTRL1_PA_EXT_EN_SHIFT
TRX_CTRL1_RX_BL_CTRL_MASK
TRX_CTRL1_RX_BL_CTRL_SHIFT
TRX_CTRL1_SPI_CMD_MODE_MASK
TRX_CTRL1_SPI_CMD_MODE_SHIFT
TRX_CTRL1_TX_AUTO_CRC_ON_MASK
TRX_CTRL1_TX_AUTO_CRC_ON_SHIFT
TRX_CTRL2_ALT_SPECTRUM_MASK
TRX_CTRL2_ALT_SPECTRUM_SHIFT
TRX_CTRL2_BPSK_OQPSK_MASK
TRX_CTRL2_BPSK_OQPSK_SHIFT
TRX_CTRL2_OQPSK_DATA_RATE_MASK
TRX_CTRL2_OQPSK_DATA_RATE_SHIFT
TRX_CTRL2_OQPSK_SCRAM_EN_MASK
TRX_CTRL2_OQPSK_SCRAM_EN_SHIFT
TRX_CTRL2_RX_SAFE_MODE_MASK
TRX_CTRL2_RX_SAFE_MODE_SHIFT
TRX_CTRL2_SUB_MODE_MASK
TRX_CTRL2_SUB_MODE_SHIFT
TRX_CTRL2_TRX_OFF_AVDD_EN_MASK
TRX_CTRL2_TRX_OFF_AVDD_EN_SHIFT
TRX_STATE_TRAC_STATUS_MASK
TRX_STATE_TRAC_STATUS_SHIFT
TRX_STATE_TRX_CMD_MASK
TRX_STATE_TRX_CMD_SHIFT
TRX_STATUS_CCA_DONE_MASK
TRX_STATUS_CCA_STATUS_MASK
TRX_STATUS_TRX_STATUS_MASK
VREG_CTRL_AVDD_OK_MASK
VREG_CTRL_AVDD_OK_SHIFT
VREG_CTRL_AVREG_EXT_MASK
VREG_CTRL_AVREG_EXT_SHIFT
VREG_CTRL_DVDD_OK_MASK
VREG_CTRL_DVDD_OK_SHIFT
VREG_CTRL_DVREG_EXT_MASK
VREG_CTRL_DVREG_EXT_SHIFT
XAH_CTRL_1_AACK_ACK_TIME_MASK
XAH_CTRL_1_AACK_ACK_TIME_SHIFT
XAH_CTRL_1_AACK_FLTR_RES_FT_MASK
XAH_CTRL_1_AACK_FLTR_RES_FT_SHIFT
XAH_CTRL_1_AACK_PROM_MODE_MASK
XAH_CTRL_1_AACK_PROM_MODE_SHIFT
XAH_CTRL_1_AACK_UPLD_RES_FT_MASK
XAH_CTRL_1_AACK_UPLD_RES_FT_SHIFT
XAH_CTRL_1_CSMA_LBT_MODE_MASK
XAH_CTRL_1_CSMA_LBT_MODE_SHIFT
XAH_CTRL_MAX_CSMA_RETRIES_MASK
XAH_CTRL_MAX_CSMA_RETRIES_SHIFT
XAH_CTRL_MAX_FRAME_RETRIES_MASK
XAH_CTRL_MAX_FRAME_RETRIES_SHIFT
XAH_CTRL_SLOTTED_OPERATION_MASK
XAH_CTRL_SLOTTED_OPERATION_SHIFT