Skip to main content

Crate ra8p1_pac

Crate ra8p1_pac 

Source
Expand description

Arm Cortex-M85 based Microcontroller RA8M1group

Re-exports§

pub use self::Interrupt as interrupt;
pub use common::*;

Modules§

acmphs0
acmphs0_ns
adc_b
adc_b_ns
agt0
agt0_ns
bus
bus_ns
cac
cac_ns
cache
cache_ns
canfd0
canfd0_ns
ceu
ceu_ns
coma
coma_ns
common
cpscu
cpscu_ns
cpu_ctrl
cpu_ctrl_ns
cpu_dbg
cpu_ocd
crc
crc_ns
dac120
dac120_ns
dma0
dma0_ns
dmac00
dmac00_ns
doc_b
doc_b_ns
dotf0
dotf0_ns
drw
drw_ns
dtc0
dtc0_ns
eccmb0
eccmb0_ns
elc
elc_ns
esc
esc_ini
esc_ini_ns
esc_ns
eswm
eswm_ns
etha0_ns
faci
fcache
fcache_ns
glcdc
glcdc_ns
gpt320
gpt320_ns
gpt_gtclk
gpt_gtclk_ns
gpt_ops
gpt_ops_ns
gptp
gptp_ns
gwca0
gwca0_ns
i3c
i3c_ns
icu
icu_common
icu_common_ns
icu_ns
iic0
iic0_ns
iic0wu
iic0wu_ns
interrupt_handlers
ipc
ipc_ns
iwdt
iwdt_ns
mfwd
mfwd_ns
mipi_csi0
mipi_csi0_ns
mipi_dsi
mipi_dsi_ns
mipi_phy0
mipi_phy0_ns
mram
mram_ns
mstp
mstp_ns
ospi0_b
ospi0_b_ns
pdg
pdg_ns
pdmif
pdmif_ns
pfs
pfs_ns
poeg
poeg_ns
port0
port0_ns
port1
port1_ns
porta
porta_ns
portb
portb_ns
portc
portc_ns
portd
portd_ns
pscu
pscu_ns
rmac0
rmac0_ns
rmpu
rmpu_ns
rtc
rtc_ns
sci0_b
sci0_b_ns
sdhi0
sdhi0_ns
spi0_b
spi0_b_ns
sram
sram_ns
ssie0
ssie0_ns
sysc
sysc_ns
tcm
tcm_ns
tsd
tsd_ns
tsn
tsn_ns
ulpt0
ulpt0_ns
usbfs
usbfs_ns
usbhs
usbhs_ns
vin0
vin0_ns
wdt0
wdt0_ns

Structs§

Acmphs0
Acmphs0Ns
AdcB
AdcBNs
Agt0
Agt0Ns
Bus
BusNs
CBP
Cache and branch predictor maintenance operations
CPUID
CPUID
Cac
CacNs
Cache
CacheNs
Canfd0
Canfd0Ns
Ceu
CeuNs
Coma
ComaNs
CorePeripherals
Core peripherals
Cpscu
CpscuNs
CpuCtrl
CpuCtrlNs
CpuDbg
CpuOcd
Crc
CrcNs
DCB
Debug Control Block
DWT
Data Watchpoint and Trace unit
Dac120
Dac120Ns
Dma0
Dma0Ns
Dmac00
Dmac00Ns
DocB
DocBNs
Dotf0
Dotf0Ns
Drw
DrwNs
Dtc0
Dtc0Ns
Eccmb0
Eccmb0Ns
Elc
ElcNs
Esc
EscIni
EscIniNs
EscNs
Eswm
EswmNs
Etha0Ns
FPB
Flash Patch and Breakpoint unit
FPU
Floating Point Unit
Faci
Fcache
FcacheNs
Glcdc
GlcdcNs
Gpt320
Gpt320Ns
GptGtclk
GptGtclkNs
GptOps
GptOpsNs
Gptp
GptpNs
Gwca0
Gwca0Ns
I3C
I3CNs
ITM
Instrumentation Trace Macrocell
Icu
IcuCommon
IcuCommonNs
IcuNs
Iic0
Iic0Ns
Iic0Wu
Iic0WuNs
Ipc
IpcNs
Iwdt
IwdtNs
MPU
Memory Protection Unit
Mfwd
MfwdNs
MipiCsi0
MipiCsi0Ns
MipiDsi
MipiDsiNs
MipiPhy0
MipiPhy0Ns
Mram
MramNs
Mstp
MstpNs
NVIC
Nested Vector Interrupt Controller
Ospi0B
Ospi0BNs
Pdg
PdgNs
Pdmif
PdmifNs
Peripherals
Required for compatibility with RTIC and other frameworks
Pfs
PfsNs
Poeg
PoegNs
Port0
Port0Ns
Port1
Port1Ns
Porta
PortaNs
Portb
PortbNs
Portc
PortcNs
Portd
PortdNs
Pscu
PscuNs
Rmac0
Rmac0Ns
Rmpu
RmpuNs
Rtc
RtcNs
SCB
System Control Block
SYST
SysTick: System Timer
Sci0B
Sci0BNs
Sdhi0
Sdhi0Ns
Spi0B
Spi0BNs
Sram
SramNs
Ssie0
Ssie0Ns
Sysc
SyscNs
TPIU
Trace Port Interface Unit
Tcm
TcmNs
Tsd
TsdNs
Tsn
TsnNs
Ulpt0
Ulpt0Ns
Usbfs
UsbfsNs
Usbhs
UsbhsNs
Vin0
Vin0Ns
Wdt0
Wdt0Ns

Enums§

Interrupt
Enumeration of all the interrupts.

Constants§

ACMPHS0
ACMPHS0_NS
ACMPHS1
ACMPHS2
ACMPHS3
ACMPHS1_NS
ACMPHS2_NS
ACMPHS3_NS
ADC_B
ADC_B_NS
AGT0
AGT0_NS
AGT1
AGT1_NS
BUS
BUS_NS
CAC
CACHE
CACHE_NS
CAC_NS
CANFD0
CANFD0_NS
CANFD1
CANFD1_NS
CEU
CEU_NS
COMA
COMA_NS
CPSCU
CPSCU_NS
CPU_CTRL
CPU_CTRL_NS
CPU_DBG
CPU_OCD
CRC
CRC_NS
DAC120
DAC121
DAC120_NS
DAC121_NS
DMA0
DMA0_NS
DMAC00
DMAC00_NS
DMAC01
DMAC01_NS
DMAC02
DMAC02_NS
DMAC03
DMAC03_NS
DMAC04
DMAC04_NS
DMAC05
DMAC05_NS
DMAC06
DMAC06_NS
DMAC07
DMAC07_NS
DOC_B
DOC_B_NS
DOTF0
DOTF0_NS
DOTF1
DOTF1_NS
DRW
DRW_NS
DTC0
DTC0_NS
ECCMB0
ECCMB0_NS
ECCMB1
ECCMB1_NS
ELC
ELC_NS
ESC
ESC_INI
ESC_INI_NS
ESC_NS
ESWM
ESWM_NS
ETHA0_NS
ETHA1_NS
FACI
FCACHE
FCACHE_NS
GLCDC
GLCDC_NS
GPT320
GPT321
GPT322
GPT323
GPT324
GPT325
GPT326
GPT327
GPT328
GPT329
GPT320_NS
GPT321_NS
GPT322_NS
GPT323_NS
GPT324_NS
GPT325_NS
GPT326_NS
GPT327_NS
GPT328_NS
GPT329_NS
GPT3210
GPT3211
GPT3212
GPT3213
GPT3210_NS
GPT3211_NS
GPT3212_NS
GPT3213_NS
GPTP
GPTP_NS
GPT_GTCLK
GPT_GTCLK_NS
GPT_OPS
GPT_OPS_NS
GWCA0
GWCA0_NS
I3C
I3C_NS
ICU
ICU_COMMON
ICU_COMMON_NS
ICU_NS
IIC0
IIC0WU
IIC0WU_NS
IIC0_NS
IIC1
IIC2
IIC1_NS
IIC2_NS
IPC
IPC_NS
IWDT
IWDT_NS
MFWD
MFWD_NS
MIPI_CSI0
MIPI_CSI0_NS
MIPI_DSI
MIPI_DSI_NS
MIPI_PHY0
MIPI_PHY0_NS
MRAM
MRAM_NS
MSTP
MSTP_NS
NVIC_PRIO_BITS
Number available in the NVIC for configuring priority
OSPI0_B
OSPI0_B_NS
OSPI1_B
OSPI1_B_NS
PDG
PDG_NS
PDMIF
PDMIF_NS
PFS
PFS_NS
POEG
POEG_NS
PORT0
PORT0_NS
PORT1
PORT2
PORT3
PORT4
PORT5
PORT6
PORT7
PORT8
PORT9
PORT1_NS
PORT2_NS
PORT3_NS
PORT4_NS
PORT5_NS
PORT6_NS
PORT7_NS
PORT8_NS
PORT9_NS
PORTA
PORTA_NS
PORTB
PORTB_NS
PORTC
PORTC_NS
PORTD
PORTD_NS
PSCU
PSCU_NS
RMAC0
RMAC0_NS
RMAC1
RMAC1_NS
RMPU
RMPU_NS
RTC
RTC_NS
SCI0_B
SCI0_B_NS
SCI1_B
SCI1_B_NS
SCI2_B
SCI2_B_NS
SCI3_B
SCI3_B_NS
SCI4_B
SCI4_B_NS
SCI5_B
SCI5_B_NS
SCI6_B
SCI6_B_NS
SCI7_B
SCI7_B_NS
SCI8_B
SCI8_B_NS
SCI9_B
SCI9_B_NS
SDHI0
SDHI0_NS
SDHI1
SDHI1_NS
SPI0_B
SPI0_B_NS
SPI1_B
SPI1_B_NS
SRAM
SRAM_NS
SSIE0
SSIE0_NS
SSIE1
SSIE1_NS
SYSC
SYSC_NS
TCM
TCM_NS
TSD
TSD_NS
TSN
TSN_NS
ULPT0
ULPT0_NS
ULPT1
ULPT1_NS
USBFS
USBFS_NS
USBHS
USBHS_NS
VIN0
VIN0_NS
WDT0
WDT0_NS
WDT1
WDT1_NS

Attribute Macros§

interrupt