1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
use crate::architecture::{
arm::{ArmChipInfo, ArmCommunicationInterface, ArmCommunicationInterfaceState},
riscv::communication_interface::{
RiscvCommunicationInterface, RiscvCommunicationInterfaceState,
},
};
use crate::config::{
ChipInfo, MemoryRegion, RawFlashAlgorithm, RegistryError, Target, TargetSelector,
};
use crate::core::{Architecture, CoreState, SpecificCoreState};
use crate::{Core, CoreType, Error, Probe};
#[derive(Debug)]
pub struct Session {
target: Target,
probe: Probe,
interface_state: ArchitectureInterfaceState,
cores: Vec<(SpecificCoreState, CoreState)>,
}
#[derive(Debug)]
pub enum ArchitectureInterfaceState {
Arm(ArmCommunicationInterfaceState),
Riscv(RiscvCommunicationInterfaceState),
}
impl From<ArchitectureInterfaceState> for Architecture {
fn from(value: ArchitectureInterfaceState) -> Self {
match value {
ArchitectureInterfaceState::Arm(_) => Architecture::Arm,
ArchitectureInterfaceState::Riscv(_) => Architecture::Riscv,
}
}
}
impl ArchitectureInterfaceState {
fn attach<'probe>(
&'probe mut self,
probe: &'probe mut Probe,
core: &'probe mut SpecificCoreState,
core_state: &'probe mut CoreState,
) -> Result<Core<'probe>, Error> {
match self {
ArchitectureInterfaceState::Arm(state) => core.attach_arm(
core_state,
ArmCommunicationInterface::new(probe, state)?.unwrap(),
),
ArchitectureInterfaceState::Riscv(state) => core.attach_riscv(
core_state,
RiscvCommunicationInterface::new(probe, state)?.unwrap(),
),
}
}
}
impl Session {
pub fn new(mut probe: Probe, target: impl Into<TargetSelector>) -> Result<Self, Error> {
let target = match target.into() {
TargetSelector::Unspecified(name) => {
match crate::config::registry::get_target_by_name(name) {
Ok(target) => target,
Err(err) => return Err(err.into()),
}
}
TargetSelector::Specified(target) => target,
TargetSelector::Auto => {
let mut found_chip = None;
let mut state = ArmCommunicationInterfaceState::new();
let interface = ArmCommunicationInterface::new(&mut probe, &mut state)?;
if let Some(mut interface) = interface {
let chip_result = try_arm_autodetect(&mut interface);
found_chip = chip_result.unwrap_or_else(|e| {
log::debug!("An error occured during ARM autodetect: {}", e);
None
});
} else {
log::debug!("No DAP interface was present. This is not an ARM core. Skipping ARM autodetect.");
}
if found_chip.is_none() && probe.has_jtag_interface() {
let mut state = RiscvCommunicationInterfaceState::new();
let interface = RiscvCommunicationInterface::new(&mut probe, &mut state)?;
if let Some(mut interface) = interface {
let idcode = interface.read_idcode();
log::debug!("ID Code read over JTAG: {:x?}", idcode);
} else {
log::debug!("No JTAG interface was present. Skipping Riscv autodetect.");
}
}
if let Some(chip) = found_chip {
crate::config::registry::get_target_by_chip_info(chip)?
} else {
return Err(Error::ChipNotFound(RegistryError::ChipAutodetectFailed));
}
}
};
let data = match target.architecture() {
Architecture::Arm => {
let state = ArmCommunicationInterfaceState::new();
(
(
SpecificCoreState::from_core_type(target.core_type),
Core::create_state(),
),
ArchitectureInterfaceState::Arm(state),
)
}
Architecture::Riscv => {
let state = RiscvCommunicationInterfaceState::new();
(
(
SpecificCoreState::from_core_type(target.core_type),
Core::create_state(),
),
ArchitectureInterfaceState::Riscv(state),
)
}
};
Ok(Self {
target,
probe,
interface_state: data.1,
cores: vec![data.0],
})
}
pub fn auto_attach(target: impl Into<TargetSelector>) -> Result<Session, Error> {
let probes = Probe::list_all();
let probe = probes[0].open()?;
probe.attach(target)
}
pub fn list_cores(&self) -> Vec<(usize, CoreType)> {
self.cores
.iter()
.map(|(t, _)| CoreType::from(t))
.enumerate()
.collect()
}
pub fn core(&mut self, n: usize) -> Result<Core<'_>, Error> {
let (core, core_state) = self
.cores
.get_mut(n)
.ok_or_else(|| Error::CoreNotFound(n))?;
self.interface_state
.attach(&mut self.probe, core, core_state)
}
pub(crate) fn flash_algorithms(&self) -> &[RawFlashAlgorithm] {
&self.target.flash_algorithms
}
pub fn memory_map(&self) -> &[MemoryRegion] {
&self.target.memory_map
}
pub fn architecture(&self) -> Architecture {
match self.interface_state {
ArchitectureInterfaceState::Arm(_) => Architecture::Arm,
ArchitectureInterfaceState::Riscv(_) => Architecture::Riscv,
}
}
}
fn try_arm_autodetect(
arm_interface: &mut ArmCommunicationInterface,
) -> Result<Option<ChipInfo>, Error> {
log::debug!("Autodetect: Trying DAP interface...");
let found_chip = ArmChipInfo::read_from_rom_table(arm_interface).unwrap_or_else(|e| {
log::info!("Error during auto-detection of ARM chips: {}", e);
None
});
let found_chip = found_chip.map(ChipInfo::from);
Ok(found_chip)
}