1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
use std::sync::Arc;
use super::RiscvDebugSequence;
use crate::MemoryInterface;
pub struct ESP32C3(());
impl ESP32C3 {
pub fn create() -> Arc<dyn RiscvDebugSequence> {
Arc::new(Self(()))
}
}
impl RiscvDebugSequence for ESP32C3 {
fn on_connect(
&self,
interface: &mut crate::architecture::riscv::communication_interface::RiscvCommunicationInterface,
) -> Result<(), crate::Error> {
tracing::info!("Disabling esp32c3 watchdogs...");
interface.write_word_32(0x600080B0, 0x8F1D312Au32)?; let current = interface.read_word_32(0x600080AC)?;
interface.write_word_32(0x600080AC, current | 1 << 31)?; interface.write_word_32(0x600080B0, 0x0)?; interface.write_word_32(0x6001f064, 0x50D83AA1u32)?; interface.write_word_32(0x6001F048, 0x0)?;
interface.write_word_32(0x6001f064, 0x0)?; interface.write_word_32(0x60020064, 0x50D83AA1u32)?; interface.write_word_32(0x60020048, 0x0)?;
interface.write_word_32(0x60020064, 0x0)?; interface.write_word_32(0x600080a8, 0x50D83AA1u32)?; interface.write_word_32(0x60008090, 0x0)?;
interface.write_word_32(0x600080a8, 0x0)?; Ok(())
}
}