1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
use core::convert::Infallible;
use core::fmt::Debug;
use core::task::Poll;
use embedded_hal::blocking::spi::{Transfer, Write};
use embedded_hal::digital::v2::{InputPin, OutputPin};
use crate::Interface;
#[cfg(feature = "msb-spi")]
const fn as_lsb(byte: u8) -> u8 {
byte.reverse_bits()
}
#[cfg(not(feature = "msb-spi"))]
const fn as_lsb(byte: u8) -> u8 {
byte
}
pub const PN532_SPI_STATREAD: u8 = as_lsb(0x02);
pub const PN532_SPI_DATAWRITE: u8 = as_lsb(0x01);
pub const PN532_SPI_DATAREAD: u8 = as_lsb(0x03);
pub const PN532_SPI_READY: u8 = as_lsb(0x01);
#[derive(Clone, Debug)]
pub struct SPIInterface<SPI, CS>
where
SPI: Transfer<u8>,
SPI: Write<u8, Error = <SPI as Transfer<u8>>::Error>,
<SPI as Transfer<u8>>::Error: Debug,
CS: OutputPin<Error = Infallible>,
{
pub spi: SPI,
pub cs: CS,
}
impl<SPI, CS> Interface for SPIInterface<SPI, CS>
where
SPI: Transfer<u8>,
SPI: Write<u8, Error = <SPI as Transfer<u8>>::Error>,
<SPI as Transfer<u8>>::Error: Debug,
CS: OutputPin<Error = Infallible>,
{
type Error = <SPI as Transfer<u8>>::Error;
fn write(&mut self, frame: &[u8]) -> Result<(), Self::Error> {
self.cs.set_low().ok();
self.spi.write(&[PN532_SPI_DATAWRITE])?;
#[cfg(feature = "msb-spi")]
for byte in frame {
self.spi.write(&[byte.reverse_bits()])?
}
#[cfg(not(feature = "msb-spi"))]
self.spi.write(frame)?;
self.cs.set_high().ok();
Ok(())
}
fn wait_ready(&mut self) -> Poll<Result<(), Self::Error>> {
self.spi.write(&[PN532_SPI_STATREAD])?;
let mut buf = [0x00];
self.spi.transfer(&mut buf)?;
if buf[0] == PN532_SPI_READY {
Poll::Ready(Ok(()))
} else {
Poll::Pending
}
}
fn read(&mut self, buf: &mut [u8]) -> Result<(), Self::Error> {
self.cs.set_low().ok();
self.spi.write(&[PN532_SPI_DATAREAD])?;
self.spi.transfer(buf)?;
self.cs.set_high().ok();
#[cfg(feature = "msb-spi")]
for byte in buf.iter_mut() {
*byte = byte.reverse_bits();
}
Ok(())
}
}
#[derive(Clone, Debug)]
pub struct SPIInterfaceWithIrq<SPI, CS, IRQ>
where
SPI: Transfer<u8>,
SPI: Write<u8, Error = <SPI as Transfer<u8>>::Error>,
<SPI as Transfer<u8>>::Error: Debug,
CS: OutputPin<Error = Infallible>,
IRQ: InputPin<Error = Infallible>,
{
pub spi: SPI,
pub cs: CS,
pub irq: IRQ,
}
impl<SPI, CS, IRQ> Interface for SPIInterfaceWithIrq<SPI, CS, IRQ>
where
SPI: Transfer<u8>,
SPI: Write<u8, Error = <SPI as Transfer<u8>>::Error>,
<SPI as Transfer<u8>>::Error: Debug,
CS: OutputPin<Error = Infallible>,
IRQ: InputPin<Error = Infallible>,
{
type Error = <SPI as Transfer<u8>>::Error;
fn write(&mut self, frame: &[u8]) -> Result<(), Self::Error> {
self.cs.set_low().ok();
self.spi.write(&[PN532_SPI_DATAWRITE])?;
#[cfg(feature = "msb-spi")]
for byte in frame {
self.spi.write(&[byte.reverse_bits()])?
}
#[cfg(not(feature = "msb-spi"))]
self.spi.write(frame)?;
self.cs.set_high().ok();
Ok(())
}
fn wait_ready(&mut self) -> Poll<Result<(), Self::Error>> {
if self.irq.is_low().unwrap() {
Poll::Ready(Ok(()))
} else {
Poll::Pending
}
}
fn read(&mut self, buf: &mut [u8]) -> Result<(), Self::Error> {
self.cs.set_low().ok();
self.spi.write(&[PN532_SPI_DATAREAD])?;
self.spi.transfer(buf)?;
self.cs.set_high().ok();
#[cfg(feature = "msb-spi")]
for byte in buf.iter_mut() {
*byte = byte.reverse_bits();
}
Ok(())
}
}