1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
#[doc = "Register `REGOUT0` reader"]
pub struct R(crate::R<REGOUT0_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<REGOUT0_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<REGOUT0_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<REGOUT0_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `REGOUT0` writer"]
pub struct W(crate::W<REGOUT0_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<REGOUT0_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<REGOUT0_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<REGOUT0_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `VOUT` reader - Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF."]
pub type VOUT_R = crate::FieldReader<u8, VOUT_A>;
#[doc = "Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF.\n\nValue on reset: 7"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum VOUT_A {
#[doc = "0: 1.8 V"]
_1V8 = 0,
#[doc = "1: 2.1 V"]
_2V1 = 1,
#[doc = "2: 2.4 V"]
_2V4 = 2,
#[doc = "3: 2.7 V"]
_2V7 = 3,
#[doc = "4: 3.0 V"]
_3V0 = 4,
#[doc = "5: 3.3 V"]
_3V3 = 5,
#[doc = "7: Default voltage: 1.8 V"]
DEFAULT = 7,
}
impl From<VOUT_A> for u8 {
#[inline(always)]
fn from(variant: VOUT_A) -> Self {
variant as _
}
}
impl VOUT_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<VOUT_A> {
match self.bits {
0 => Some(VOUT_A::_1V8),
1 => Some(VOUT_A::_2V1),
2 => Some(VOUT_A::_2V4),
3 => Some(VOUT_A::_2V7),
4 => Some(VOUT_A::_3V0),
5 => Some(VOUT_A::_3V3),
7 => Some(VOUT_A::DEFAULT),
_ => None,
}
}
#[doc = "Checks if the value of the field is `_1V8`"]
#[inline(always)]
pub fn is_1v8(&self) -> bool {
*self == VOUT_A::_1V8
}
#[doc = "Checks if the value of the field is `_2V1`"]
#[inline(always)]
pub fn is_2v1(&self) -> bool {
*self == VOUT_A::_2V1
}
#[doc = "Checks if the value of the field is `_2V4`"]
#[inline(always)]
pub fn is_2v4(&self) -> bool {
*self == VOUT_A::_2V4
}
#[doc = "Checks if the value of the field is `_2V7`"]
#[inline(always)]
pub fn is_2v7(&self) -> bool {
*self == VOUT_A::_2V7
}
#[doc = "Checks if the value of the field is `_3V0`"]
#[inline(always)]
pub fn is_3v0(&self) -> bool {
*self == VOUT_A::_3V0
}
#[doc = "Checks if the value of the field is `_3V3`"]
#[inline(always)]
pub fn is_3v3(&self) -> bool {
*self == VOUT_A::_3V3
}
#[doc = "Checks if the value of the field is `DEFAULT`"]
#[inline(always)]
pub fn is_default(&self) -> bool {
*self == VOUT_A::DEFAULT
}
}
#[doc = "Field `VOUT` writer - Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF."]
pub type VOUT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, REGOUT0_SPEC, u8, VOUT_A, 3, O>;
impl<'a, const O: u8> VOUT_W<'a, O> {
#[doc = "1.8 V"]
#[inline(always)]
pub fn _1v8(self) -> &'a mut W {
self.variant(VOUT_A::_1V8)
}
#[doc = "2.1 V"]
#[inline(always)]
pub fn _2v1(self) -> &'a mut W {
self.variant(VOUT_A::_2V1)
}
#[doc = "2.4 V"]
#[inline(always)]
pub fn _2v4(self) -> &'a mut W {
self.variant(VOUT_A::_2V4)
}
#[doc = "2.7 V"]
#[inline(always)]
pub fn _2v7(self) -> &'a mut W {
self.variant(VOUT_A::_2V7)
}
#[doc = "3.0 V"]
#[inline(always)]
pub fn _3v0(self) -> &'a mut W {
self.variant(VOUT_A::_3V0)
}
#[doc = "3.3 V"]
#[inline(always)]
pub fn _3v3(self) -> &'a mut W {
self.variant(VOUT_A::_3V3)
}
#[doc = "Default voltage: 1.8 V"]
#[inline(always)]
pub fn default(self) -> &'a mut W {
self.variant(VOUT_A::DEFAULT)
}
}
impl R {
#[doc = "Bits 0:2 - Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF."]
#[inline(always)]
pub fn vout(&self) -> VOUT_R {
VOUT_R::new((self.bits & 7) as u8)
}
}
impl W {
#[doc = "Bits 0:2 - Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF."]
#[inline(always)]
pub fn vout(&mut self) -> VOUT_W<0> {
VOUT_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "GPIO reference voltage / external output supply voltage in high voltage mode\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [regout0](index.html) module"]
pub struct REGOUT0_SPEC;
impl crate::RegisterSpec for REGOUT0_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [regout0::R](R) reader structure"]
impl crate::Readable for REGOUT0_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [regout0::W](W) writer structure"]
impl crate::Writable for REGOUT0_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets REGOUT0 to value 0xffff_ffff"]
impl crate::Resettable for REGOUT0_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0xffff_ffff
}
}
