1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300
#[doc = "Reader of register MCKFREQ"] pub type R = crate::R<u32, super::MCKFREQ>; #[doc = "Writer for register MCKFREQ"] pub type W = crate::W<u32, super::MCKFREQ>; #[doc = "Register MCKFREQ `reset()`'s with value 0x2000_0000"] impl crate::ResetValue for super::MCKFREQ { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x2000_0000 } } #[doc = "Master clock generator frequency.\n\nValue on reset: 536870912"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u32)] pub enum MCKFREQ_A { #[doc = "2147483648: 32 MHz / 2 = 16.0 MHz"] _32MDIV2 = 2147483648, #[doc = "1342177280: 32 MHz / 3 = 10.6666667 MHz"] _32MDIV3 = 1342177280, #[doc = "1073741824: 32 MHz / 4 = 8.0 MHz"] _32MDIV4 = 1073741824, #[doc = "805306368: 32 MHz / 5 = 6.4 MHz"] _32MDIV5 = 805306368, #[doc = "671088640: 32 MHz / 6 = 5.3333333 MHz"] _32MDIV6 = 671088640, #[doc = "536870912: 32 MHz / 8 = 4.0 MHz"] _32MDIV8 = 536870912, #[doc = "402653184: 32 MHz / 10 = 3.2 MHz"] _32MDIV10 = 402653184, #[doc = "369098752: 32 MHz / 11 = 2.9090909 MHz"] _32MDIV11 = 369098752, #[doc = "285212672: 32 MHz / 15 = 2.1333333 MHz"] _32MDIV15 = 285212672, #[doc = "268435456: 32 MHz / 16 = 2.0 MHz"] _32MDIV16 = 268435456, #[doc = "201326592: 32 MHz / 21 = 1.5238095"] _32MDIV21 = 201326592, #[doc = "184549376: 32 MHz / 23 = 1.3913043 MHz"] _32MDIV23 = 184549376, #[doc = "142606336: 32 MHz / 30 = 1.0666667 MHz"] _32MDIV30 = 142606336, #[doc = "138412032: 32 MHz / 31 = 1.0322581 MHz"] _32MDIV31 = 138412032, #[doc = "134217728: 32 MHz / 32 = 1.0 MHz"] _32MDIV32 = 134217728, #[doc = "100663296: 32 MHz / 42 = 0.7619048 MHz"] _32MDIV42 = 100663296, #[doc = "68157440: 32 MHz / 63 = 0.5079365 MHz"] _32MDIV63 = 68157440, #[doc = "34340864: 32 MHz / 125 = 0.256 MHz"] _32MDIV125 = 34340864, } impl From<MCKFREQ_A> for u32 { #[inline(always)] fn from(variant: MCKFREQ_A) -> Self { variant as _ } } #[doc = "Reader of field `MCKFREQ`"] pub type MCKFREQ_R = crate::R<u32, MCKFREQ_A>; impl MCKFREQ_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u32, MCKFREQ_A> { use crate::Variant::*; match self.bits { 2147483648 => Val(MCKFREQ_A::_32MDIV2), 1342177280 => Val(MCKFREQ_A::_32MDIV3), 1073741824 => Val(MCKFREQ_A::_32MDIV4), 805306368 => Val(MCKFREQ_A::_32MDIV5), 671088640 => Val(MCKFREQ_A::_32MDIV6), 536870912 => Val(MCKFREQ_A::_32MDIV8), 402653184 => Val(MCKFREQ_A::_32MDIV10), 369098752 => Val(MCKFREQ_A::_32MDIV11), 285212672 => Val(MCKFREQ_A::_32MDIV15), 268435456 => Val(MCKFREQ_A::_32MDIV16), 201326592 => Val(MCKFREQ_A::_32MDIV21), 184549376 => Val(MCKFREQ_A::_32MDIV23), 142606336 => Val(MCKFREQ_A::_32MDIV30), 138412032 => Val(MCKFREQ_A::_32MDIV31), 134217728 => Val(MCKFREQ_A::_32MDIV32), 100663296 => Val(MCKFREQ_A::_32MDIV42), 68157440 => Val(MCKFREQ_A::_32MDIV63), 34340864 => Val(MCKFREQ_A::_32MDIV125), i => Res(i), } } #[doc = "Checks if the value of the field is `_32MDIV2`"] #[inline(always)] pub fn is_32mdiv2(&self) -> bool { *self == MCKFREQ_A::_32MDIV2 } #[doc = "Checks if the value of the field is `_32MDIV3`"] #[inline(always)] pub fn is_32mdiv3(&self) -> bool { *self == MCKFREQ_A::_32MDIV3 } #[doc = "Checks if the value of the field is `_32MDIV4`"] #[inline(always)] pub fn is_32mdiv4(&self) -> bool { *self == MCKFREQ_A::_32MDIV4 } #[doc = "Checks if the value of the field is `_32MDIV5`"] #[inline(always)] pub fn is_32mdiv5(&self) -> bool { *self == MCKFREQ_A::_32MDIV5 } #[doc = "Checks if the value of the field is `_32MDIV6`"] #[inline(always)] pub fn is_32mdiv6(&self) -> bool { *self == MCKFREQ_A::_32MDIV6 } #[doc = "Checks if the value of the field is `_32MDIV8`"] #[inline(always)] pub fn is_32mdiv8(&self) -> bool { *self == MCKFREQ_A::_32MDIV8 } #[doc = "Checks if the value of the field is `_32MDIV10`"] #[inline(always)] pub fn is_32mdiv10(&self) -> bool { *self == MCKFREQ_A::_32MDIV10 } #[doc = "Checks if the value of the field is `_32MDIV11`"] #[inline(always)] pub fn is_32mdiv11(&self) -> bool { *self == MCKFREQ_A::_32MDIV11 } #[doc = "Checks if the value of the field is `_32MDIV15`"] #[inline(always)] pub fn is_32mdiv15(&self) -> bool { *self == MCKFREQ_A::_32MDIV15 } #[doc = "Checks if the value of the field is `_32MDIV16`"] #[inline(always)] pub fn is_32mdiv16(&self) -> bool { *self == MCKFREQ_A::_32MDIV16 } #[doc = "Checks if the value of the field is `_32MDIV21`"] #[inline(always)] pub fn is_32mdiv21(&self) -> bool { *self == MCKFREQ_A::_32MDIV21 } #[doc = "Checks if the value of the field is `_32MDIV23`"] #[inline(always)] pub fn is_32mdiv23(&self) -> bool { *self == MCKFREQ_A::_32MDIV23 } #[doc = "Checks if the value of the field is `_32MDIV30`"] #[inline(always)] pub fn is_32mdiv30(&self) -> bool { *self == MCKFREQ_A::_32MDIV30 } #[doc = "Checks if the value of the field is `_32MDIV31`"] #[inline(always)] pub fn is_32mdiv31(&self) -> bool { *self == MCKFREQ_A::_32MDIV31 } #[doc = "Checks if the value of the field is `_32MDIV32`"] #[inline(always)] pub fn is_32mdiv32(&self) -> bool { *self == MCKFREQ_A::_32MDIV32 } #[doc = "Checks if the value of the field is `_32MDIV42`"] #[inline(always)] pub fn is_32mdiv42(&self) -> bool { *self == MCKFREQ_A::_32MDIV42 } #[doc = "Checks if the value of the field is `_32MDIV63`"] #[inline(always)] pub fn is_32mdiv63(&self) -> bool { *self == MCKFREQ_A::_32MDIV63 } #[doc = "Checks if the value of the field is `_32MDIV125`"] #[inline(always)] pub fn is_32mdiv125(&self) -> bool { *self == MCKFREQ_A::_32MDIV125 } } #[doc = "Write proxy for field `MCKFREQ`"] pub struct MCKFREQ_W<'a> { w: &'a mut W, } impl<'a> MCKFREQ_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MCKFREQ_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "32 MHz / 2 = 16.0 MHz"] #[inline(always)] pub fn _32mdiv2(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV2) } #[doc = "32 MHz / 3 = 10.6666667 MHz"] #[inline(always)] pub fn _32mdiv3(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV3) } #[doc = "32 MHz / 4 = 8.0 MHz"] #[inline(always)] pub fn _32mdiv4(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV4) } #[doc = "32 MHz / 5 = 6.4 MHz"] #[inline(always)] pub fn _32mdiv5(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV5) } #[doc = "32 MHz / 6 = 5.3333333 MHz"] #[inline(always)] pub fn _32mdiv6(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV6) } #[doc = "32 MHz / 8 = 4.0 MHz"] #[inline(always)] pub fn _32mdiv8(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV8) } #[doc = "32 MHz / 10 = 3.2 MHz"] #[inline(always)] pub fn _32mdiv10(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV10) } #[doc = "32 MHz / 11 = 2.9090909 MHz"] #[inline(always)] pub fn _32mdiv11(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV11) } #[doc = "32 MHz / 15 = 2.1333333 MHz"] #[inline(always)] pub fn _32mdiv15(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV15) } #[doc = "32 MHz / 16 = 2.0 MHz"] #[inline(always)] pub fn _32mdiv16(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV16) } #[doc = "32 MHz / 21 = 1.5238095"] #[inline(always)] pub fn _32mdiv21(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV21) } #[doc = "32 MHz / 23 = 1.3913043 MHz"] #[inline(always)] pub fn _32mdiv23(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV23) } #[doc = "32 MHz / 30 = 1.0666667 MHz"] #[inline(always)] pub fn _32mdiv30(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV30) } #[doc = "32 MHz / 31 = 1.0322581 MHz"] #[inline(always)] pub fn _32mdiv31(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV31) } #[doc = "32 MHz / 32 = 1.0 MHz"] #[inline(always)] pub fn _32mdiv32(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV32) } #[doc = "32 MHz / 42 = 0.7619048 MHz"] #[inline(always)] pub fn _32mdiv42(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV42) } #[doc = "32 MHz / 63 = 0.5079365 MHz"] #[inline(always)] pub fn _32mdiv63(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV63) } #[doc = "32 MHz / 125 = 0.256 MHz"] #[inline(always)] pub fn _32mdiv125(self) -> &'a mut W { self.variant(MCKFREQ_A::_32MDIV125) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff); self.w } } impl R { #[doc = "Bits 0:31 - Master clock generator frequency."] #[inline(always)] pub fn mckfreq(&self) -> MCKFREQ_R { MCKFREQ_R::new((self.bits & 0xffff_ffff) as u32) } } impl W { #[doc = "Bits 0:31 - Master clock generator frequency."] #[inline(always)] pub fn mckfreq(&mut self) -> MCKFREQ_W { MCKFREQ_W { w: self } } }