1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539
#[doc = r" Value read from the register"] pub struct R { bits: u32, } #[doc = r" Value to write to the register"] pub struct W { bits: u32, } impl super::CONFIG { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits: bits }; let mut w = W { bits: bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = "Possible values of the field `MODE`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MODER { #[doc = "Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module."] DISABLED, #[doc = "Event mode"] EVENT, #[doc = "Task mode"] TASK, #[doc = r" Reserved"] _Reserved(u8), } impl MODER { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { MODER::DISABLED => 0, MODER::EVENT => 1, MODER::TASK => 3, MODER::_Reserved(bits) => bits, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> MODER { match value { 0 => MODER::DISABLED, 1 => MODER::EVENT, 3 => MODER::TASK, i => MODER::_Reserved(i), } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline] pub fn is_disabled(&self) -> bool { *self == MODER::DISABLED } #[doc = "Checks if the value of the field is `EVENT`"] #[inline] pub fn is_event(&self) -> bool { *self == MODER::EVENT } #[doc = "Checks if the value of the field is `TASK`"] #[inline] pub fn is_task(&self) -> bool { *self == MODER::TASK } } #[doc = r" Value of the field"] pub struct PSELR { bits: u8, } impl PSELR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } #[doc = r" Value of the field"] pub struct PORTR { bits: bool, } impl PORTR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Possible values of the field `POLARITY`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum POLARITYR { #[doc = "Task mode: No effect on pin from OUT\\[n\\] task. Event mode: no IN\\[n\\] event generated on pin activity."] NONE, #[doc = "Task mode: Set pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when rising edge on pin."] LOTOHI, #[doc = "Task mode: Clear pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when falling edge on pin."] HITOLO, #[doc = "Task mode: Toggle pin from OUT\\[n\\]. Event mode: Generate IN\\[n\\] when any change on pin."] TOGGLE, } impl POLARITYR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { POLARITYR::NONE => 0, POLARITYR::LOTOHI => 1, POLARITYR::HITOLO => 2, POLARITYR::TOGGLE => 3, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> POLARITYR { match value { 0 => POLARITYR::NONE, 1 => POLARITYR::LOTOHI, 2 => POLARITYR::HITOLO, 3 => POLARITYR::TOGGLE, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `NONE`"] #[inline] pub fn is_none(&self) -> bool { *self == POLARITYR::NONE } #[doc = "Checks if the value of the field is `LOTOHI`"] #[inline] pub fn is_lo_to_hi(&self) -> bool { *self == POLARITYR::LOTOHI } #[doc = "Checks if the value of the field is `HITOLO`"] #[inline] pub fn is_hi_to_lo(&self) -> bool { *self == POLARITYR::HITOLO } #[doc = "Checks if the value of the field is `TOGGLE`"] #[inline] pub fn is_toggle(&self) -> bool { *self == POLARITYR::TOGGLE } } #[doc = "Possible values of the field `OUTINIT`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum OUTINITR { #[doc = "Task mode: Initial value of pin before task triggering is low"] LOW, #[doc = "Task mode: Initial value of pin before task triggering is high"] HIGH, } impl OUTINITR { #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { match *self { OUTINITR::LOW => false, OUTINITR::HIGH => true, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: bool) -> OUTINITR { match value { false => OUTINITR::LOW, true => OUTINITR::HIGH, } } #[doc = "Checks if the value of the field is `LOW`"] #[inline] pub fn is_low(&self) -> bool { *self == OUTINITR::LOW } #[doc = "Checks if the value of the field is `HIGH`"] #[inline] pub fn is_high(&self) -> bool { *self == OUTINITR::HIGH } } #[doc = "Values that can be written to the field `MODE`"] pub enum MODEW { #[doc = "Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module."] DISABLED, #[doc = "Event mode"] EVENT, #[doc = "Task mode"] TASK, } impl MODEW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self { MODEW::DISABLED => 0, MODEW::EVENT => 1, MODEW::TASK => 3, } } } #[doc = r" Proxy"] pub struct _MODEW<'a> { w: &'a mut W, } impl<'a> _MODEW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: MODEW) -> &'a mut W { unsafe { self.bits(variant._bits()) } } #[doc = "Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module."] #[inline] pub fn disabled(self) -> &'a mut W { self.variant(MODEW::DISABLED) } #[doc = "Event mode"] #[inline] pub fn event(self) -> &'a mut W { self.variant(MODEW::EVENT) } #[doc = "Task mode"] #[inline] pub fn task(self) -> &'a mut W { self.variant(MODEW::TASK) } #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 3; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _PSELW<'a> { w: &'a mut W, } impl<'a> _PSELW<'a> { #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 31; const OFFSET: u8 = 8; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _PORTW<'a> { w: &'a mut W, } impl<'a> _PORTW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 13; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = "Values that can be written to the field `POLARITY`"] pub enum POLARITYW { #[doc = "Task mode: No effect on pin from OUT\\[n\\] task. Event mode: no IN\\[n\\] event generated on pin activity."] NONE, #[doc = "Task mode: Set pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when rising edge on pin."] LOTOHI, #[doc = "Task mode: Clear pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when falling edge on pin."] HITOLO, #[doc = "Task mode: Toggle pin from OUT\\[n\\]. Event mode: Generate IN\\[n\\] when any change on pin."] TOGGLE, } impl POLARITYW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self { POLARITYW::NONE => 0, POLARITYW::LOTOHI => 1, POLARITYW::HITOLO => 2, POLARITYW::TOGGLE => 3, } } } #[doc = r" Proxy"] pub struct _POLARITYW<'a> { w: &'a mut W, } impl<'a> _POLARITYW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: POLARITYW) -> &'a mut W { { self.bits(variant._bits()) } } #[doc = "Task mode: No effect on pin from OUT\\[n\\] task. Event mode: no IN\\[n\\] event generated on pin activity."] #[inline] pub fn none(self) -> &'a mut W { self.variant(POLARITYW::NONE) } #[doc = "Task mode: Set pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when rising edge on pin."] #[inline] pub fn lo_to_hi(self) -> &'a mut W { self.variant(POLARITYW::LOTOHI) } #[doc = "Task mode: Clear pin from OUT\\[n\\] task. Event mode: Generate IN\\[n\\] event when falling edge on pin."] #[inline] pub fn hi_to_lo(self) -> &'a mut W { self.variant(POLARITYW::HITOLO) } #[doc = "Task mode: Toggle pin from OUT\\[n\\]. Event mode: Generate IN\\[n\\] when any change on pin."] #[inline] pub fn toggle(self) -> &'a mut W { self.variant(POLARITYW::TOGGLE) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 3; const OFFSET: u8 = 16; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = "Values that can be written to the field `OUTINIT`"] pub enum OUTINITW { #[doc = "Task mode: Initial value of pin before task triggering is low"] LOW, #[doc = "Task mode: Initial value of pin before task triggering is high"] HIGH, } impl OUTINITW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> bool { match *self { OUTINITW::LOW => false, OUTINITW::HIGH => true, } } } #[doc = r" Proxy"] pub struct _OUTINITW<'a> { w: &'a mut W, } impl<'a> _OUTINITW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: OUTINITW) -> &'a mut W { { self.bit(variant._bits()) } } #[doc = "Task mode: Initial value of pin before task triggering is low"] #[inline] pub fn low(self) -> &'a mut W { self.variant(OUTINITW::LOW) } #[doc = "Task mode: Initial value of pin before task triggering is high"] #[inline] pub fn high(self) -> &'a mut W { self.variant(OUTINITW::HIGH) } #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 20; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:1 - Mode"] #[inline] pub fn mode(&self) -> MODER { MODER::_from({ const MASK: u8 = 3; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } #[doc = "Bits 8:12 - GPIO number associated with SET\\[n\\], CLR\\[n\\] and OUT\\[n\\] tasks and IN\\[n\\] event"] #[inline] pub fn psel(&self) -> PSELR { let bits = { const MASK: u8 = 31; const OFFSET: u8 = 8; ((self.bits >> OFFSET) & MASK as u32) as u8 }; PSELR { bits } } #[doc = "Bit 13 - Port number"] #[inline] pub fn port(&self) -> PORTR { let bits = { const MASK: bool = true; const OFFSET: u8 = 13; ((self.bits >> OFFSET) & MASK as u32) != 0 }; PORTR { bits } } #[doc = "Bits 16:17 - When In task mode: Operation to be performed on output when OUT\\[n\\] task is triggered. When In event mode: Operation on input that shall trigger IN\\[n\\] event."] #[inline] pub fn polarity(&self) -> POLARITYR { POLARITYR::_from({ const MASK: u8 = 3; const OFFSET: u8 = 16; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } #[doc = "Bit 20 - When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect."] #[inline] pub fn outinit(&self) -> OUTINITR { OUTINITR::_from({ const MASK: bool = true; const OFFSET: u8 = 20; ((self.bits >> OFFSET) & MASK as u32) != 0 }) } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bits 0:1 - Mode"] #[inline] pub fn mode(&mut self) -> _MODEW { _MODEW { w: self } } #[doc = "Bits 8:12 - GPIO number associated with SET\\[n\\], CLR\\[n\\] and OUT\\[n\\] tasks and IN\\[n\\] event"] #[inline] pub fn psel(&mut self) -> _PSELW { _PSELW { w: self } } #[doc = "Bit 13 - Port number"] #[inline] pub fn port(&mut self) -> _PORTW { _PORTW { w: self } } #[doc = "Bits 16:17 - When In task mode: Operation to be performed on output when OUT\\[n\\] task is triggered. When In event mode: Operation on input that shall trigger IN\\[n\\] event."] #[inline] pub fn polarity(&mut self) -> _POLARITYW { _POLARITYW { w: self } } #[doc = "Bit 20 - When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect."] #[inline] pub fn outinit(&mut self) -> _OUTINITW { _OUTINITW { w: self } } }