1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
#[doc = "Reader of register TRACECONFIG"] pub type R = crate::R<u32, super::TRACECONFIG>; #[doc = "Writer for register TRACECONFIG"] pub type W = crate::W<u32, super::TRACECONFIG>; #[doc = "Register TRACECONFIG `reset()`'s with value 0"] impl crate::ResetValue for super::TRACECONFIG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum TRACEPORTSPEED_A { #[doc = "0: 32 MHz Trace Port clock (TRACECLK = 16 MHz)"] _32MHZ = 0, #[doc = "1: 16 MHz Trace Port clock (TRACECLK = 8 MHz)"] _16MHZ = 1, #[doc = "2: 8 MHz Trace Port clock (TRACECLK = 4 MHz)"] _8MHZ = 2, #[doc = "3: 4 MHz Trace Port clock (TRACECLK = 2 MHz)"] _4MHZ = 3, } impl From<TRACEPORTSPEED_A> for u8 { #[inline(always)] fn from(variant: TRACEPORTSPEED_A) -> Self { variant as _ } } #[doc = "Reader of field `TRACEPORTSPEED`"] pub type TRACEPORTSPEED_R = crate::R<u8, TRACEPORTSPEED_A>; impl TRACEPORTSPEED_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TRACEPORTSPEED_A { match self.bits { 0 => TRACEPORTSPEED_A::_32MHZ, 1 => TRACEPORTSPEED_A::_16MHZ, 2 => TRACEPORTSPEED_A::_8MHZ, 3 => TRACEPORTSPEED_A::_4MHZ, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `_32MHZ`"] #[inline(always)] pub fn is_32mhz(&self) -> bool { *self == TRACEPORTSPEED_A::_32MHZ } #[doc = "Checks if the value of the field is `_16MHZ`"] #[inline(always)] pub fn is_16mhz(&self) -> bool { *self == TRACEPORTSPEED_A::_16MHZ } #[doc = "Checks if the value of the field is `_8MHZ`"] #[inline(always)] pub fn is_8mhz(&self) -> bool { *self == TRACEPORTSPEED_A::_8MHZ } #[doc = "Checks if the value of the field is `_4MHZ`"] #[inline(always)] pub fn is_4mhz(&self) -> bool { *self == TRACEPORTSPEED_A::_4MHZ } } #[doc = "Write proxy for field `TRACEPORTSPEED`"] pub struct TRACEPORTSPEED_W<'a> { w: &'a mut W, } impl<'a> TRACEPORTSPEED_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TRACEPORTSPEED_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "32 MHz Trace Port clock (TRACECLK = 16 MHz)"] #[inline(always)] pub fn _32mhz(self) -> &'a mut W { self.variant(TRACEPORTSPEED_A::_32MHZ) } #[doc = "16 MHz Trace Port clock (TRACECLK = 8 MHz)"] #[inline(always)] pub fn _16mhz(self) -> &'a mut W { self.variant(TRACEPORTSPEED_A::_16MHZ) } #[doc = "8 MHz Trace Port clock (TRACECLK = 4 MHz)"] #[inline(always)] pub fn _8mhz(self) -> &'a mut W { self.variant(TRACEPORTSPEED_A::_8MHZ) } #[doc = "4 MHz Trace Port clock (TRACECLK = 2 MHz)"] #[inline(always)] pub fn _4mhz(self) -> &'a mut W { self.variant(TRACEPORTSPEED_A::_4MHZ) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Pin multiplexing of trace signals.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum TRACEMUX_A { #[doc = "0: GPIOs multiplexed onto all trace-pins"] GPIO = 0, #[doc = "1: SWO multiplexed onto P0.18, GPIO multiplexed onto other trace pins"] SERIAL = 1, #[doc = "2: TRACECLK and TRACEDATA multiplexed onto P0.20, P0.18, P0.16, P0.15 and P0.14."] PARALLEL = 2, } impl From<TRACEMUX_A> for u8 { #[inline(always)] fn from(variant: TRACEMUX_A) -> Self { variant as _ } } #[doc = "Reader of field `TRACEMUX`"] pub type TRACEMUX_R = crate::R<u8, TRACEMUX_A>; impl TRACEMUX_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, TRACEMUX_A> { use crate::Variant::*; match self.bits { 0 => Val(TRACEMUX_A::GPIO), 1 => Val(TRACEMUX_A::SERIAL), 2 => Val(TRACEMUX_A::PARALLEL), i => Res(i), } } #[doc = "Checks if the value of the field is `GPIO`"] #[inline(always)] pub fn is_gpio(&self) -> bool { *self == TRACEMUX_A::GPIO } #[doc = "Checks if the value of the field is `SERIAL`"] #[inline(always)] pub fn is_serial(&self) -> bool { *self == TRACEMUX_A::SERIAL } #[doc = "Checks if the value of the field is `PARALLEL`"] #[inline(always)] pub fn is_parallel(&self) -> bool { *self == TRACEMUX_A::PARALLEL } } #[doc = "Write proxy for field `TRACEMUX`"] pub struct TRACEMUX_W<'a> { w: &'a mut W, } impl<'a> TRACEMUX_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TRACEMUX_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "GPIOs multiplexed onto all trace-pins"] #[inline(always)] pub fn gpio(self) -> &'a mut W { self.variant(TRACEMUX_A::GPIO) } #[doc = "SWO multiplexed onto P0.18, GPIO multiplexed onto other trace pins"] #[inline(always)] pub fn serial(self) -> &'a mut W { self.variant(TRACEMUX_A::SERIAL) } #[doc = "TRACECLK and TRACEDATA multiplexed onto P0.20, P0.18, P0.16, P0.15 and P0.14."] #[inline(always)] pub fn parallel(self) -> &'a mut W { self.variant(TRACEMUX_A::PARALLEL) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16); self.w } } impl R { #[doc = "Bits 0:1 - Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two."] #[inline(always)] pub fn traceportspeed(&self) -> TRACEPORTSPEED_R { TRACEPORTSPEED_R::new((self.bits & 0x03) as u8) } #[doc = "Bits 16:17 - Pin multiplexing of trace signals."] #[inline(always)] pub fn tracemux(&self) -> TRACEMUX_R { TRACEMUX_R::new(((self.bits >> 16) & 0x03) as u8) } } impl W { #[doc = "Bits 0:1 - Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two."] #[inline(always)] pub fn traceportspeed(&mut self) -> TRACEPORTSPEED_W { TRACEPORTSPEED_W { w: self } } #[doc = "Bits 16:17 - Pin multiplexing of trace signals."] #[inline(always)] pub fn tracemux(&mut self) -> TRACEMUX_W { TRACEMUX_W { w: self } } }