Expand description

Received data have been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended accessing the RX buffer

Structs

Value read from the register
Value to write to the register