Module nrf52832_pac::saadc
source · Expand description
Analog to Digital Converter
Modules
Register block
Unspecified
Enable or disable ADC
Calibration is complete
Register block
Unspecified
A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM.
The ADC has filled up the Result buffer
A result is ready to get transferred to RAM.
The ADC has started
The ADC has stopped
Enable or disable interrupt
Disable interrupt
Enable interrupt
Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.
Resolution configuration
Register block
RESULT EasyDMA channel
Controls normal or continuous sample rate
Status
Starts offset auto-calibration
Take one ADC sample, if scan is enabled all channels are sampled
Start the ADC and prepare the result buffer in RAM
Stop the ADC and terminate any on-going conversion
Structs
Register block
Enable or disable ADC
Calibration is complete
Register block
A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM.
The ADC has filled up the Result buffer
A result is ready to get transferred to RAM.
The ADC has started
The ADC has stopped
Enable or disable interrupt
Disable interrupt
Enable interrupt
Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.
Resolution configuration
Register block
Register block
Controls normal or continuous sample rate
Status
Starts offset auto-calibration
Take one ADC sample, if scan is enabled all channels are sampled
Start the ADC and prepare the result buffer in RAM
Stop the ADC and terminate any on-going conversion