1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724
#[doc = r"Value read from the register"] pub struct R { bits: u32, } #[doc = r"Value to write to the register"] pub struct W { bits: u32, } impl super::MRIS { #[doc = r"Modifies the contents of the register"] #[inline(always)] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); self.register.set(f(&R { bits }, &mut W { bits }).bits); } #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r"Writes to the register"] #[inline(always)] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { self.register.set( f(&mut W { bits: Self::reset_value(), }) .bits, ); } #[doc = r"Reset value of the register"] #[inline(always)] pub const fn reset_value() -> u32 { 0 } #[doc = r"Writes the reset value to the register"] #[inline(always)] pub fn reset(&self) { self.register.set(Self::reset_value()) } } #[doc = r"Value of the field"] pub struct I2C_MRIS_RISR { bits: bool, } impl I2C_MRIS_RISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_RISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_RISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 0); self.w.bits |= ((value as u32) & 1) << 0; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_CLKRISR { bits: bool, } impl I2C_MRIS_CLKRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_CLKRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_CLKRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 1); self.w.bits |= ((value as u32) & 1) << 1; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_DMARXRISR { bits: bool, } impl I2C_MRIS_DMARXRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_DMARXRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_DMARXRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 2); self.w.bits |= ((value as u32) & 1) << 2; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_DMATXRISR { bits: bool, } impl I2C_MRIS_DMATXRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_DMATXRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_DMATXRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 3); self.w.bits |= ((value as u32) & 1) << 3; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_NACKRISR { bits: bool, } impl I2C_MRIS_NACKRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_NACKRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_NACKRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 4); self.w.bits |= ((value as u32) & 1) << 4; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_STARTRISR { bits: bool, } impl I2C_MRIS_STARTRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_STARTRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_STARTRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 5); self.w.bits |= ((value as u32) & 1) << 5; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_STOPRISR { bits: bool, } impl I2C_MRIS_STOPRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_STOPRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_STOPRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 6); self.w.bits |= ((value as u32) & 1) << 6; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_ARBLOSTRISR { bits: bool, } impl I2C_MRIS_ARBLOSTRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_ARBLOSTRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_ARBLOSTRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 7); self.w.bits |= ((value as u32) & 1) << 7; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_TXRISR { bits: bool, } impl I2C_MRIS_TXRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_TXRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_TXRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 8); self.w.bits |= ((value as u32) & 1) << 8; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_RXRISR { bits: bool, } impl I2C_MRIS_RXRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_RXRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_RXRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 9); self.w.bits |= ((value as u32) & 1) << 9; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_TXFERISR { bits: bool, } impl I2C_MRIS_TXFERISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_TXFERISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_TXFERISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 10); self.w.bits |= ((value as u32) & 1) << 10; self.w } } #[doc = r"Value of the field"] pub struct I2C_MRIS_RXFFRISR { bits: bool, } impl I2C_MRIS_RXFFRISR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _I2C_MRIS_RXFFRISW<'a> { w: &'a mut W, } impl<'a> _I2C_MRIS_RXFFRISW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(1 << 11); self.w.bits |= ((value as u32) & 1) << 11; self.w } } impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 0 - Master Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_ris(&self) -> I2C_MRIS_RISR { let bits = ((self.bits >> 0) & 1) != 0; I2C_MRIS_RISR { bits } } #[doc = "Bit 1 - Clock Timeout Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_clkris(&self) -> I2C_MRIS_CLKRISR { let bits = ((self.bits >> 1) & 1) != 0; I2C_MRIS_CLKRISR { bits } } #[doc = "Bit 2 - Receive DMA Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_dmarxris(&self) -> I2C_MRIS_DMARXRISR { let bits = ((self.bits >> 2) & 1) != 0; I2C_MRIS_DMARXRISR { bits } } #[doc = "Bit 3 - Transmit DMA Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_dmatxris(&self) -> I2C_MRIS_DMATXRISR { let bits = ((self.bits >> 3) & 1) != 0; I2C_MRIS_DMATXRISR { bits } } #[doc = "Bit 4 - Address/Data NACK Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_nackris(&self) -> I2C_MRIS_NACKRISR { let bits = ((self.bits >> 4) & 1) != 0; I2C_MRIS_NACKRISR { bits } } #[doc = "Bit 5 - START Detection Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_startris(&self) -> I2C_MRIS_STARTRISR { let bits = ((self.bits >> 5) & 1) != 0; I2C_MRIS_STARTRISR { bits } } #[doc = "Bit 6 - STOP Detection Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_stopris(&self) -> I2C_MRIS_STOPRISR { let bits = ((self.bits >> 6) & 1) != 0; I2C_MRIS_STOPRISR { bits } } #[doc = "Bit 7 - Arbitration Lost Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_arblostris(&self) -> I2C_MRIS_ARBLOSTRISR { let bits = ((self.bits >> 7) & 1) != 0; I2C_MRIS_ARBLOSTRISR { bits } } #[doc = "Bit 8 - Transmit Request Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_txris(&self) -> I2C_MRIS_TXRISR { let bits = ((self.bits >> 8) & 1) != 0; I2C_MRIS_TXRISR { bits } } #[doc = "Bit 9 - Receive FIFO Request Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_rxris(&self) -> I2C_MRIS_RXRISR { let bits = ((self.bits >> 9) & 1) != 0; I2C_MRIS_RXRISR { bits } } #[doc = "Bit 10 - Transmit FIFO Empty Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_txferis(&self) -> I2C_MRIS_TXFERISR { let bits = ((self.bits >> 10) & 1) != 0; I2C_MRIS_TXFERISR { bits } } #[doc = "Bit 11 - Receive FIFO Full Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_rxffris(&self) -> I2C_MRIS_RXFFRISR { let bits = ((self.bits >> 11) & 1) != 0; I2C_MRIS_RXFFRISR { bits } } } impl W { #[doc = r"Writes raw bits to the register"] #[inline(always)] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bit 0 - Master Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_ris(&mut self) -> _I2C_MRIS_RISW { _I2C_MRIS_RISW { w: self } } #[doc = "Bit 1 - Clock Timeout Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_clkris(&mut self) -> _I2C_MRIS_CLKRISW { _I2C_MRIS_CLKRISW { w: self } } #[doc = "Bit 2 - Receive DMA Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_dmarxris(&mut self) -> _I2C_MRIS_DMARXRISW { _I2C_MRIS_DMARXRISW { w: self } } #[doc = "Bit 3 - Transmit DMA Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_dmatxris(&mut self) -> _I2C_MRIS_DMATXRISW { _I2C_MRIS_DMATXRISW { w: self } } #[doc = "Bit 4 - Address/Data NACK Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_nackris(&mut self) -> _I2C_MRIS_NACKRISW { _I2C_MRIS_NACKRISW { w: self } } #[doc = "Bit 5 - START Detection Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_startris(&mut self) -> _I2C_MRIS_STARTRISW { _I2C_MRIS_STARTRISW { w: self } } #[doc = "Bit 6 - STOP Detection Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_stopris(&mut self) -> _I2C_MRIS_STOPRISW { _I2C_MRIS_STOPRISW { w: self } } #[doc = "Bit 7 - Arbitration Lost Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_arblostris(&mut self) -> _I2C_MRIS_ARBLOSTRISW { _I2C_MRIS_ARBLOSTRISW { w: self } } #[doc = "Bit 8 - Transmit Request Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_txris(&mut self) -> _I2C_MRIS_TXRISW { _I2C_MRIS_TXRISW { w: self } } #[doc = "Bit 9 - Receive FIFO Request Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_rxris(&mut self) -> _I2C_MRIS_RXRISW { _I2C_MRIS_RXRISW { w: self } } #[doc = "Bit 10 - Transmit FIFO Empty Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_txferis(&mut self) -> _I2C_MRIS_TXFERISW { _I2C_MRIS_TXFERISW { w: self } } #[doc = "Bit 11 - Receive FIFO Full Raw Interrupt Status"] #[inline(always)] pub fn i2c_mris_rxffris(&mut self) -> _I2C_MRIS_RXFFRISW { _I2C_MRIS_RXFFRISW { w: self } } }